Search Results for "digtal clock 4"
Sort By:
Showing 18 open source projects for "digtal clock 4"
View related business solutions-
Outgrown Windows Task Scheduler?Windows Task Scheduler wasn't built for complex, cross-platform automation. Get a free diagnostic that shows exactly where things are failing and provides remediation recommendations. Interactive HTML report delivered in minutes.
-
Atera all-in-one platform IT management software with AI agentsAtera’s AI agents don’t just assist, they act. From detection to resolution, they handle incidents and requests instantly, taking your IT management from automated to autonomous.
-
1
Watchy
An open source E-ink smartwatch
Watchy, an open-source E-Ink smartwatch. Watchy is an E-Paper watch with open-source hardware and software. It has a barebones design utilizing the PCB as the watch body, allowing it to be worn as-is, or further customized with different 3D printed cases and watch straps. It is a unique timepiece that is also a wearable development platform, allowing users to create their own experience. Ultra-low-power e-paper 1.54″ display with 200 x 200 resolution and wide viewing angle. Wi-Fi & Bluetooth... -
2
A series of open source files and programs available to use for developing programs to work with the WowWee Robotics RSMedia Robot. These include a USB serial console, a cross-compiler, a firmware dump program, text-to-speech and source code.
-
3
...Verilog Testbench Generator 8. VHDL Testbench Generator 9. Verilog Remove Assignments 10. Verilog Find Instances or Nets 11. Clock And Reset Tree Analyzer( Alpha)
-
4
gr-acars
ACARS decoder for GNURadio, for RTL-SDR, PlutoSDR or UHD receivers.
A "simple" demonstration software for decoding ACARS, a low-bandwidth communication protocol used by airplanes to communicate with airports. Detailed description of the operating principles is available at http://jmfriedt.free.fr/lm_sdr.pdf (French) and http://jmfriedt.free.fr/en_sdr.pdf (English). The latest 2022 release for GNU Radio 3.9 and 3,10, following 3.8 named ng for New Generation, aims at adding bitrate clock tracking + removes the external dependence with libfftw by using the GNU... -
AI-generated apps that pass security reviewRetool lets you generate dashboards, admin panels, and workflows directly on your data. Type something like “Build me a revenue dashboard on my Stripe data” and get a working app with security, permissions, and compliance built in from day one. Whether on our cloud or self-hosted, create the internal software your team needs without compromising enterprise standards or control.
-
5
rx2fits
HF/VHF spectrosopy code for the rx888mk2 direct-sampling receiver
rx2fits is an SDR code for the rx888mk2 direct-sampling receiver that streams spectral data with frequency up to 65 MHz to FITS files. This code is for the direct-sampling input of the receiver, which transmits real samples over USB3 at up to 130 MHz sample rate. rx2fits processes these samples to spectral intensities via a Fourier-transform poly-phase filter bank, which provides spectral resolution approaching the spectral bin width with good stop-band and adjacent-channel rejection. ... -
6
Advanced Trigonometry Calculator
Precision Trigonometry: Advanced Calculator for Complex Math
Advanced Trigonometry Calculator is equipped with a user-friendly interface that allows for easy input of problems and instant computation. Professionals such as engineers who need to perform advanced trigonometric calculations in their work will find this tool extremely useful. ATC Online Alpha: https://advantrigoncalc.sourceforge.io/atc/ More info by clicking below: https://advantrigoncalc.sourceforge.io/ Advanced Trigonometry Calculator was only and always only developed by... -
7
ESP32 Dew Controller
ESP32 4-channel dew controller.
This is an enhanced 4-Channel automated Dew Controller based on an ESP32 WiFi chip on a PCB and enclosed in a project hobby box. (c) Copyright Robert Brown 2020-2024. All Rights Reserved.Permission is granted for personal and Academic use only. Code or portions of code may not be copied or used without appropriate credit given to author. EXPANSION BOARDS - You can expand this project using the two types of project expansion boards at https://sourceforge.net/projects/myesp-boards/ -
8
Arduino Launch Control System (LCS)
A single rod model rocket launch control system using the Arduino Nano
This is a single rod model rocket launch control system. The system utilizes the Arduino Uno/Nano to report on local weather conditions (temperature, humidity, barometric pressure). The system also provides a 10-second countdown when the fire button is pressed. The system meets and exceeds the NAR Safety Code standard for model rocket launch systems as it incorporates a removable key to block the flow of power to the launch pad. It incorporates an additional two-button safety system to... -
9
progrep
Utility to show live progress, status & stats for running simulations
progrep is a command-line tool (Linux) to show live progress report, status & stats of a running simulation or compute job that executes a given number of iterations. It shows % completed, time remaining, time elapsed, number of threads, MPI_Rank(if any), CPU usage & speed (FPS). The FPS measures may be used in benchmarking, e.g. while optimizing HPC algorithms for performance. progrep supports both single-threaded and parallel (multicore/multinode - e.g. OpenMP/MPI) jobs. progrep can... -
Total Network Visibility for Network Engineers and IT ManagersThis means every device on your network, and every interface on every device is automatically analyzed for performance, errors, QoS, and configuration.
-
10
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
11
KMC-KaiC
Kinetic Monte Carlo simulation of the in-vitro Kai Circadian clock
This code is a dedicated Kinetic Monte Carlo (KMC) algorithm which simulates a model of the post-translational Kai circadian clock. The code allows you to simulate the Kai system at the level of individual KaiC hexamers and monomers and explicitly tracks the turnover of every ATP nucleotide. Apart from ATP hydrolysis, all reactions obey detailed balance. The application of the code is described in our article titled "A Thermodynamically consistent model of the post-translational Kai... -
12
ImagingAnalysis
Direct tissue-level image quantification package for Mathematica
ImagingAnalysis is a Mathematica package that performs grid-based analysis of time-lapse imaging data saved in a sequence of TIFF files. This package requires Mathematica 7.0. Revised on 14 May 2017: Bugs are fixed and incompatibility issues are resolved. The current version runs on Mathematica 11. -
13
Months4Mathematica
more calendar conversions, epochs, JDN, moon, +
...NEW: supports day number from 0 of any calendar conversion all-way between supported calendars supports multiple epochs and epoch generation. convert between some epochs without calendar support, ie, J2000.0, JDN, to some effect can create/import epochs and use TAI clock << Months`Months` {PrettyDate[], PrettyDate[calendarChange2[Date[], gregorian, julian], julian], MoonPhase[]} {"Sunday, July 13 2014. 2:37:04 p.m. -4 GMT", "Saturday, Iunius 30 2014. 2:37:04 p.m. -4 GMT", "Full Moon"} timeDeduce, a minor extra: deduce and show other times / angles, using time eqn. input: GMT,lon,tz,arieslon output: input + SHA,Ra,LHA ; in dn,tm or ang (for historic reasons files are also in https://sourceforge.net/projects/periodictablemm/) -
14
PyPak is a Python library for communication with Campbell Scientific dataloggers through the PakBus interface over TCP/IP or serial lines.
-
15
Our goal is to develop a full working solver for ATA (with 1 clock) in Python, with MTL to ATA support. The decidability for the emptiness problem was proposed by Lasota and Walukiewicz. The MTL to ATA was proposed by Ouaknine and Worrell.
-
16
libLCS is a hardware description library in C++ aiming to be as powerfull and easy as the Verilog HDL. It currently supports logic gates, flipflops, clock, and facilitates delays, continuous assignments and variable value dumping into VCD files.
-
17
This is an application that computes the date and time in formats appropriate for astronomers - julian date, sidereal time, modified julian date, truncated julian date. Extremely accurate, includes correction for apparent sidereal time.
-
18
a set of free tools and software aimed at design automation. SPICE ( NG-spice )MAGIC XCIRCUIT Main aim - to automate the layout of clock distribution on a chip, using rotary clock oscilation.
- Previous
- You're on page 1
- Next
