3 projects for "vb code generator" with 2 filters applied:

  • MongoDB Atlas runs apps anywhere Icon
    MongoDB Atlas runs apps anywhere

    Deploy in 115+ regions with the modern database for every enterprise.

    MongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.
    Start Free
  • Veeam Data Platform v13.1 Icon
    Veeam Data Platform v13.1

    Move workloads across hypervisors and clouds with no vendor lock-in. Try VDP free today.

    Try Veeam Data Platform today. Experience the unified platform that's secure by design, portable by default, and proven to recover clean, fast, and anywhere.
    Try Now
  • 1
    TFEL/MFront

    TFEL/MFront

    TFEL/MFront introduces DSLs based on C++ to handle material knowledge

    The TFEL library is a collaborative effort of the French Atomic Commission and Électricité de France. TFEL mostly includes the MFront code generator. MFront is based on C++ and provides several domain specific languages which were designed to simplify the implementations of new material properties, mechanical behaviours and simple material models. A particular focus was made on mechanical behaviours which are by essence more complex and may have significant impact on the numerical performances of mechanical simulations. ...
    Leader badge
    Downloads: 15 This Week
    Last Update:
    See Project
  • 2
    Patlac--Xml2cpp is a totally customizable code generator that generates classes (c++ for now) automatically from a xsd schema. Classes are described in google-ctemplate files and a xml options file allow precise definition of projects.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 3

    SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing
    Downloads: 0 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next