3 projects for "iptv code generator" with 2 filters applied:

  • Forever Free Full-Stack Observability | Grafana Cloud Icon
    Forever Free Full-Stack Observability | Grafana Cloud

    Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.

    Built on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.
    Create free account
  • $300 in Free Credit Towards Top Cloud Services Icon
    $300 in Free Credit Towards Top Cloud Services

    Build VMs, containers, AI, databases, storage—all in one place.

    Start your project in minutes. After credits run out, 20+ products include free monthly usage. Only pay when you're ready to scale.
    Get Started
  • 1
    TFEL/MFront

    TFEL/MFront

    TFEL/MFront introduces DSLs based on C++ to handle material knowledge

    The TFEL library is a collaborative effort of the French Atomic Commission and Électricité de France. TFEL mostly includes the MFront code generator. MFront is based on C++ and provides several domain specific languages which were designed to simplify the implementations of new material properties, mechanical behaviours and simple material models. A particular focus was made on mechanical behaviours which are by essence more complex and may have significant impact on the numerical performances of mechanical simulations. ...
    Leader badge
    Downloads: 3 This Week
    Last Update:
    See Project
  • 2
    Patlac--Xml2cpp is a totally customizable code generator that generates classes (c++ for now) automatically from a xsd schema. Classes are described in google-ctemplate files and a xml options file allow precise definition of projects.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 3

    SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing
    Downloads: 0 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next
MongoDB Logo MongoDB