Search Results for "access control system"
Sort By:
9 projects for "access control system" with 2 filters applied:
-
AI-powered service management for IT and enterprise teamsGive your IT, operations, and business teams the ability to deliver exceptional services—without the complexity. Maximize operational efficiency with refreshingly simple, AI-powered Freshservice.
-
Build Securely on Azure with Proven FrameworksMoving to the cloud brings new challenges. How can you manage a larger attack surface while ensuring great network performance? Turn to Fortinet’s Tested Reference Architectures, blueprints for designing and securing cloud environments built by cybersecurity experts. Learn more and explore use cases in this white paper.
-
1
libusb
A cross-platform library that gives apps easy access to USB devices
Library to enable user space application programs to communicate with USB devices -
2
deviocstats-hzb
EPICS IOC Status and Control
An EPICS device support for IOC statistics and commands. -
3
almLib
EPICS High Resolution Timer and Alarm Clock Library.
An EPICS high resolution timer and alarm clock library for Linux and RTEMS. EPICS is the Experimental Physics Industrial Control System framework. This library supports Linux by utilizing POSIX functions. For RTEMS VME-Bus systems it supports the CPU cards mvme2100, mvme5500 and mvme6500 ("beatnik" board support). -
4
i-Blue 747 / i-Blue 757 / Qstarz BT-Q1000 / i.Trek Z1 / Konet BGL-32 / Holux M-241 / ... control SW (for Java Phones, PalmOS, WinCe (PPC), Java platforms, Windows, Linux, and MacOS). Compatible with most MTK GPS Chipset based loggers.
-
Auth0 B2B Essentials: SSO, MFA, and RBAC Built InAuth0's B2B Essentials plan gives you everything you need to ship secure multi-tenant apps. Unlimited orgs, enterprise SSO, RBAC, audit log streaming, and higher auth and API limits included. Add on M2M tokens, enterprise MFA, or additional SSO connections as you scale.
-
5
cMIPS
cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core
This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips The code here is no longer up to date. The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5%... -
6
Partially Reconfigurable Hardware
Framework for Adaptive Hardware Concurrent Systems with DPR-FPGAs
...The tools described in this project enable the hardware engineer to develop DPR-FPGA systems more effectively for rapid control system development. For more information, related papers and user guide, please refer to: - https://sourceforge.net/p/prhardware/wiki/Home/ - http://www2.ensc.sfu.ca/research/iDEA/personel/victor_lesau.htm -
7
A QNX-based library and tools for controlling Märklin Digital model railroads over a serial interface. The Project includes a shell for interactive control and also bootable floppy disk image to easily turn any pc into a dedicated railroad controller.
-
8
-
9
Voxampp is an Enterprise IP TriplePlay Application Stack (eIPTAS) a - run-time toolkit - for Internet Entrepreneurs that want to deploy rich IP Carrier Networks. Its goal, to facilitate worldwide Open Access Social Networks using IPTV, VoIP and much more
-
Full-stack observability with actually useful AI | Grafana CloudBuilt on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.
- Previous
- You're on page 1
- Next
