Showing 4 open source projects for "text code"

View related business solutions
  • Custom VMs From 1 to 96 vCPUs With 99.95% Uptime Icon
    Custom VMs From 1 to 96 vCPUs With 99.95% Uptime

    General-purpose, compute-optimized, or GPU/TPU-accelerated. Built to your exact specs.

    Live migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.
    Try Free
  • MongoDB Atlas runs apps anywhere Icon
    MongoDB Atlas runs apps anywhere

    Deploy in 115+ regions with the modern database for every enterprise.

    MongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.
    Start Free
  • 1

    RecordEditor

    Editor for Fixed Width, Csv and Existing Xml files.

    ...It can generally find both Text and binary / packed deicimal fields in a file For Simple Csv you should look at its sister project reCsvEditor. Note: The core Editor code is also used in the "Protocol buffers editor" and "Avro Editor"
    Downloads: 39 This Week
    Last Update:
    See Project
  • 2
    MisterHouse:   Home Automation with Perl
    MisterHouse is a Windows/Unix home automation program written in Perl. It can respond to voice commands, web browsers, time of day, serial port and X10 data, external files, etc and can speak via Text to Speech engines. Support is on https://sourceforge.net/p/misterhouse/mailman/misterhouse-users/ and code is maintained on https://github.com/hollie/misterhouse
    Downloads: 1 This Week
    Last Update:
    See Project
  • 3

    SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing
    Downloads: 0 This Week
    Last Update:
    See Project
  • 4
    syntax and semantics pluggable language intepreter, featuring OO extensions (classes, inheritance, polymorphism, exceptions handling mechanism), vectorial text rendering using freetype library...
    Downloads: 0 This Week
    Last Update:
    See Project
  • Our Free Plans just got better! | Auth0 Icon
    Our Free Plans just got better! | Auth0

    With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

    You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
    Try free now
  • Previous
  • You're on page 1
  • Next
Auth0 Logo