Showing 4 open source projects for "altera"

View related business solutions
  • $300 Free Credits to Build on Google Cloud Icon
    $300 Free Credits to Build on Google Cloud

    New customers can spin up VMs, build with AI, and query data at no cost.

    Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.
    Start Free
  • Ship Agents Faster Icon
    Ship Agents Faster

    Transform your applications and workflows into powerful agentic systems at global scale.

    Gemini Enterprise Agent Platform lets you rapidly build, scale, govern and optimize production-ready agents grounded in your organization's data. The platform enables developers to build custom or pre-built agents for virtually any use case. New customers get $300 in free credits.
    Start Free
  • 1

    MSX Disk Interface Emulator

    A Interface to adapt modern SD Card to the old MSX computers

    ...For the MSX it will be as if there is a magnetic disk drive with a real magnetic disk but for real it will be accessing a .dsk file inside a sdcard. Development tools used are: - Kicad version 2013-07-07 - Microchip XC8 v1.21 (free mode) - Micrchip MPLAB X IDE v1.90 - Altera´s Quartus Web Edition 11.0 UPDATE 2014-11-05 =============== Now it is working and the SVN repositories has it all: Schematics, PCB layout, firmware for the CPLD and the firmware for the MCU. But you have to download by your own the firmware for the 49F010 on the internet.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 2
    cMIPS

    cMIPS

    cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core

    ...The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5% logic registers.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 3
    This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 4
    An operating system for an educational robot based on a Nios II board from Altera. Implemented in Nios II assember and C/C++.
    Downloads: 0 This Week
    Last Update:
    See Project
  • Custom VMs From 1 to 96 vCPUs With 99.95% Uptime Icon
    Custom VMs From 1 to 96 vCPUs With 99.95% Uptime

    General-purpose, compute-optimized, or GPU/TPU-accelerated. Built to your exact specs.

    Live migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.
    Start Free
  • Previous
  • You're on page 1
  • Next