With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.
You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
Try free now
Gen AI apps are built with MongoDB Atlas
The database for AI-powered applications.
MongoDB Atlas is the developer-friendly database used to build, scale, and run gen AI and LLM-powered apps—without needing a separate vector database. Atlas offers built-in vector search, global availability across 115+ regions, and flexible document modeling. Start building AI apps faster, all in one place.
A Java Native Interface (JNI) library suitable for communicating with a range of USB interface chips from FTDI via the D2XX driver.
It currently supports OS X 10.10+ and Windows 7/8 x64.
On OS X, the 64 bit JVM is supported. On Windows, support is limited to the 64 bit JVM (Java 1.8 is now 64 bit).
Version 1.0
---------------------------------
- Java 8
- SPI support and sample (via MPSSE)
Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java, VHDL, plain text etc)
Java Decision Diagrams (BDD) libraries: JDD and JBDD
This project has been moved to bitbucket.org:
- https://bitbucket.org/vahidi/jbdd/wiki/Home
- https://bitbucket.org/vahidi/jdd/wiki/Home
It includes two libraries for working with decision diagrams:
- JBDD: a Java interface to two popular BDD libraries, CUDD and BuDDy
- JDD: a native Java library supporting BDD, Z-BDD
ECL is a system-level specification language for HW/SW designs and is based on Esterel and C.
The ECL compiler parses ECL, writes Esterel and C, and uses the Esterel compiler to produce an implementation.
Originally developed at Cadence Berkeley Labs.
Lay a foundation for success with Tested Reference Architectures developed by Fortinet’s experts. Learn more in this white paper.
Moving to the cloud brings new challenges. How can you manage a larger attack surface while ensuring great network performance? Turn to Fortinet’s Tested Reference Architectures, blueprints for designing and securing cloud environments built by cybersecurity experts. Learn more and explore use cases in this white paper.
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
This project is ported to github and can be found at:
https://github.com/chiphackers/covered
OpenVGA is an free and open FPGA-based implementation of a VGA compatible graphics adapter, and utilising low-cost hardware. The project includes the PCB schematic and artwork, Verilog HDL, firmware assembly code, and driver sourcecode.
The SESAME (Simulation of Embedded System Architectures for Multilevel Exploration) software system is an embedded system co-simulation environment and research tool which implements the ideas of the SESAME project at the University of Amsterdam.
GNU PIC LIBRARY PROJECT
The interest of this project is to develop a set of Libraries that are released in LGPL License to use to PIC microcontroler programming.
Then any program resulted by this use would be a proprietary or free softwares.
Secure remote access solution to your private network, in the cloud or on-prem.
Deliver secure remote access with OpenVPN.
OpenVPN is here to bring simple, flexible, and cost-effective secure remote access to companies of all sizes, regardless of where their resources are located.
This project aims at providing Open Source tools for the development and the verification of SystemC/TLM (Transaction Level Modeling) IP models, and at promoting their use by embedded software developers on SoC (System-On-Chip).