Search Results for "8051 core vhdl"

Platform for advanced open source IP-Core development, i. e. dynamic memory controllers for FPGAs.

This package is designed for people who are a) interested in writing emulators or b) integrating this level of detain into their applications (e.g., a video game). The ability to do this is useful because a) it allows for tinkering far before physical implementation of the design is. In addition to a strong core, WFCPK will also include modules emulating various processors (e.g., the MOS 6502 and the Zilog Z80) as well as the Video-Audio Interface (a custom VGA-compatible display and audio...

Schifra is a very robust, highly optimized and extremely configurable Reed-Solomon error correcting code library for both software and IP core based applications with implementations in C++ and VHDL. http://schifra.com/ https://github.com/ArashPartow/schifra

ECEbuntu is a customized operating system designed for electrical and computer engineering (ECE) students. ECEbuntu is targeted to universities and students as it represents an environment that contains more than 30 pre-installed software and packages all catering to undergraduate course-work in ECE. ECEbuntu supports a range of tools including programming tools, tools for circuit analysis and pcb design, mathematical and numerical analysis tools, network analysis and tools for microwave and...

... and the Wishbone bus are supported. However, bel_fft's architecture allows an easy adaptation to further bus architectures (e.g. AMBA AHB). It comes with a Java wizard to configure the co-processor and to generate all required files (e.g. twiddle ROMs). It comes with integration into Xilinx Vivado, EDK, and Altera QSYS and includes example designs for Xilinx Zynq and with PCI-Express core (including Linux driver and application). bel_fft is distributed under the GNU Lesser Public License 2.1.

... : Similar with mainstream market tools IDE and GUI Wrapper like : LabView©, Proteus©, MPLab©, Eagle CAD©, Tools Suite for Most Market Microcontroller. Tools suite for Arduino, Pinguino, Pic, AVR, ARM, Basic Stamp, Risc, other platform Fully Integrated IDE. Adobe PDF Help section SQL Connectivity Community Avail : https://www.facebook.com/Project-Core-2306-Nextgen-Eda-pcbradide-for-Mcumacoslinuxwindows-138250749681138/?fref=ts

CoreTML framework is an open-source template-based configuration system allowing the developer to create parametrized templates by inserting special content to any text files. Its main purpose is to serve as a toolkit for semiconductor IP core creation (based on VHDL/Verilog).

This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips The code here is no longer up to date. The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5% logic...

Configurable FPGA bitcoin miner, from highest performance to the smallest footprint. Easy to implement thanks to its interface AXI4 lite. Generic or vendor specific implementation. Current performance are 300Mhash/s per core on a Xilinx Virtex-7.

The aim of this project is to develop a Graphic Processing Unit core targeting FPGA implementation.

BlowfishVHDL - free fully synthesizable Blowfish encryption algorithm hardware implementation.

libhdlfltp is a VHDL library of floating point operators, all of which are parametrized, synthesizable to FPGAs and cover a number of the core operators in math.h.

8051 Simulator is an Intel 80C51 Core Simulator wrote in JAVA. A Sun J2RE 1.4.2 is required.

ARCNET network controller core, descriped in VHDL with datasheet, documentation, device drivers, a software testsuite and examples. All based on the PM20100 VHDL-design from Peter Mühlenbrock.

RSTK is a C language program that generates Reed-Solomon HDL source code modules that can be compiled and synthesized using standard VHDL or Verilog compilers and synthesis tools.

simple and practical RISC Processor work in Altera DE2 Board(made by TERASIC)

The H.264 VHDL core is a hardware implementation of the H.264 video compression algorithm. The core accepts up to the highest resolution HDTV video stream as input and outputs the encoded bitstream. Simple, fully synchronous design with low gate count.