lfsr-counter-generator

Brought to you by: outputlogic

Downloads: 0 This Week

Last Update: 2013-04-19

Get an email when there's a new version of lfsr-counter-generator

A command-line application that generates Verilog or VHDL code for an LFSR counter of any value up to 63 bit wide. The code is written in C for Win32 platform

Project Samples

VHDL

Verilog

Usage

Invalid couner value

Project Activity

See All Activity >

Categories

License

GNU General Public License version 2.0 (GPLv2), MIT License

Follow lfsr-counter-generator

lfsr-counter-generator Web Site

Other Useful Business Software

Atera - an All-in-one platform for IT management Icon

Atera - an All-in-one platform for IT management

Ideal for IT departments and MSPs (managed service providers)

Your IT essentials, integrated & elevated. Take your IT management from automated to autonomous, download Atera's agent to start your free trial!

Try Atera now

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of lfsr-counter-generator!

Additional Project Details

Intended Audience

Developers

User Interface

Command-line

Programming Language

C, VHDL/Verilog

Related Categories

C Topic Software, VHDL/Verilog Topic Software

Registered

2009-05-23

Report inappropriate content

MongoDB Atlas runs apps anywhere

Deploy in 115+ regions with the modern database for every enterprise.

MongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.

Start Free

Recommended Projects

crc-gen-verilog-vhdl
CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for Win32, bus easily portable for other platforms
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
Schematic to VHDL code generator
It is a platform for you to simply construct the schematic of the digital component for which the VHDL code is required and the VHDL code generator automatically generates the structurally modeled VHDL code for the particular schematic diagram.
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.
VgaSim
VgaSim simulates a VGA screen connected to your VHDL and VeriLog design. Simulated signals from your desing will handle the virtual VGA screen such as it were real. VgaSim works with VHDL and VeriLog simulators such as ModelSim and GHDL.