Using SystemC to develop a System On Chip system.
The Design includes a MIPS CPU, Arbiter, DMA controller, SRAM controller, UART controller. This design are compatible to the IBM CoreConnect™ Architecture and the On-chip Peripheral Bus (OPB) standard.
License
GNU General Public License version 2.0 (GPLv2)Follow SC_SOC
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of SC_SOC!