Re: [myhdl-list] MEP guidelines
Brought to you by:
jandecaluwe
From: Jan C. <jan...@mu...> - 2011-05-19 12:15:41
|
On 19/05/11 11:12, Jan Decaluwe wrote: > . . . >> >> If someone get's a new account to the wiki, that user will get an entry >> in the projects:intro page - edited by the admin. That entry is a link >> to 'users:<login name>'. The new user can only edit content under the >> namespace 'users:<login name>'. That way it is possible to contribute to >> the page, but restrict editing access to users namespace. > > All possible and meaningful, but even then, it's reasonable to > assume that one has to complete a significant MyHDL project before > being able to contribute meaningful content. I think I'll still > ask for that first. I'll volunteer to try to become a well-mannered contributor:) At some point I'd like to post details of the j1 SOC project. I would only post working code, and host development elsewhere. The expected source code size for working demo is: Software: cross compiler & support tools 25kB Hardware: source & test - MyHDL 25kB Details of original Verilog based project are here: http://www.excamera.com/sphinx/fpga-j1.html Jan Coombs -- |