Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.

This project is ported to github and can be found at:
https://github.com/chiphackers/covered

Project Samples

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow Covered

Covered Web Site

Other Useful Business Software
Atera - an All-in-one platform for IT management Icon
Atera - an All-in-one platform for IT management

Ideal for IT departments and MSPs (managed service providers)

Your IT essentials, integrated & elevated. Take your IT management from automated to autonomous, download Atera's agent to start your free trial!
Try Atera now
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Covered!

Additional Project Details

Languages

English

Intended Audience

Developers, Education

User Interface

Command-line, Tk

Programming Language

C, Tcl

Related Categories

C Electronic Design Automation (EDA) Software, C Code Coverage Tool, Tcl Electronic Design Automation (EDA) Software, Tcl Code Coverage Tool

Registered

2002-04-11