Code Metal
CodeMetal is an AI-enabled code translation and deployment platform designed to help engineering teams automatically convert high-level reference code into optimized, hardware-specific implementations for edge and embedded environments. It allows developers to write algorithms in familiar languages such as Python, MATLAB, or Julia and then automatically generates low-level code tailored to the target runtime, including embedded C/C++, Rust, CUDA, or FPGA languages. Its agentic workflow analyzes module dependencies, maps equivalents across architectures, and produces a transpilation and deployment plan that developers can review or execute directly. CodeMetal emphasizes verifiable AI by combining generative techniques with formal methods to ensure translated code is tested, compliant, and production-ready, addressing the reliability concerns common in safety-critical industries.
Learn more
A10 Defend DDoS Mitigator
A10 Defend DDoS Mitigator (formerly Thunder TPS) is a scalable and automated DDoS protection solution powered by advanced machine learning, leading the industry in precision, scalability, and performance.
The solution minimizes downtime with multi-vector DDoS mitigation, leveraging FPGA-based acceleration and various clustering techniques to provide protection at scale. Auto policy escalation, intelligent zero-day mitigation, and streamlined SecOps elevates efficacy while lowering TCO.
Learn more
BTCMiner
BTCMiner is a Bitcoin Miner software which allows you to make money with your ZTEX USB-FPGA Module. Since these FPGA Boards contain an USB interface no additional hardware (like JTAG programmer) is required and low cost FPGA-clusters can be build using standard USB hubs. Dynamic frequency scaling / overclocking based on error measurement, i.e. BTCMiner automatically chooses the frequency with the highest rate of valid hashes. One software instance can control many FPGA Boards (up to several hundreds, limited by the number of USB host controllers). New FPGA Boards can be added / removed during runtime. Possibility of enumeration of FPGA Boards and cluster partitioning using that numbers. Power save mode after 5min inactivity of per command. Temperature monitoring and overheat shutdown (USB-FPGA Module 1.15y rev. 2). Overheat protection by shutdown if error rate increase to much.
Learn more
Oasys-RTL
Oasys-RTL addresses the need for higher capacity, faster runtimes, improved QoR, and physical awareness by optimizing at a higher level of abstraction and using integrated floorplanning and placement capabilities. Oasys-RTL provides better quality results by enabling physical accuracy, floorplanning, and fast optimization iterations to get to design closure on time. The power-aware synthesis capabilities include support for multi-threshold libraries, automatic clock gating, and UPF-based multi-VDD flow. During synthesis, Oasys-RTL inserts all the appropriate level shifters, isolation cells, and retention registers depending on the power intent as defined in the UPF. Oasys-RTL can create a floorplan directly from the design RTL using design dataflow and timing, power, area, and congestion constraints. It considers regions, fences, blockages, and other physical guidance using the advanced floorplan editing tools and automatically places macros, pins, and pads.
Learn more
