Audience
Engineers searching for a platform to quickly assess the capabilities of the JTAG devices on their design
About JTAG Maps
JTAG Maps™ is an intuitive Altium extension that allows engineers to quickly assess the test possibilities offered by the JTAG devices within their design. Until now engineers could often spend hours manually highlighting the boundary-scan nets of a design to determine test coverage. Boundary-scan device model files (BSDLs) are pivotal to any JTAG/boundary-scan process as they indicate precisely which pins can be controlled or observed by JTAG/boundary-scan. However JTAG Maps can work with or without BSDL models and includes an 'assume scan covered' option. While most users will want to simply use the coverage report that JTAG Maps for Altium can provide, it is possible to import a more accurate picture. After exporting a JTAG ProVision project, the data can be sent for further analysis. A simple message file containing full fault-coverage information can then be read back into JTAG Maps for display/highlighting.
Other Popular Alternatives & Related Software
XJTAG DFT Assistant
Your design’s testability can determine how fast your product gets to manufacturing. But testing at the physical stage is too late to catch commonly made mistakes that lead to expensive delays. XJTAG® DFT Assistant integrates directly within your Altium Designer unified design environment, running Design For Test (DFT) checks on boundary scan chains directly on the schematic diagram. Easily confirm that scan chains are correctly connected to each JTAG-enabled device in your design, and confirm that each signal in the chain has been accurately connected and terminated. XJTAG® DFT Assistant performs the checks needed to ensure your JTAG chain is right before you finalize your layout. XJTAG® Chain Checker weeds out the commonly made errors, reports issues early in the process and lets you get past the mistakes that could hinder JTAG testing.
Learn more
SIRP
SIRP is an AI-native Autonomous SOC platform. Not a SOAR upgrade. A replacement for the architecture that made SOAR necessary in the first place.
Where legacy SOAR executes static playbooks, SIRP deploys AI agents that analyze alerts, compute risk, and execute response decisions autonomously, within defined policy boundaries, with full audit coverage.
No manual triage. No static playbook logic. No human in the loop for routine Tier-1 cases.
The platform learns from every outcome. Detection gets sharper. Response gets faster. The SOC operates at machine speed without surrendering governance or control on decisions that warrant human judgment.
Built for enterprise SOC teams and MSSPs that are done waiting for a copilot to tell them what to do.
Learn more
Quilter
Engineers at the world's most innovative electronics companies build with Quilter. Quilter is fully compatible with your existing designs and libraries. All completed designs are returned in the same file format they were submitted for inspection, modification, and export. Design your schematic using your ECAD application of choice (currently Altium or KiCAD). Upload your schematic and empty board file. Quilter auto-detects relationships between parts. Define any design constraints for your board. We validate tolerances against top fab houses. Quilter explores dozens of candidates and validates that all designs pass DRCs. Review candidates, select your favorite, and download board files for fabrication and testing. Quilter is more like a human designer than it is like an auto router. Quilter manages all aspects of PCB design including routing traces, placing components, managing board stackups, and generating custom pours.
Learn more
PDN Analyzer
Altium’s PDN Analyzer tool integrates directly with Altium Designer so you can easily troubleshoot and detect issues like insufficient or excessive copper, uncontrolled voltage drops, marginal voltage at critical power pins, copper islands or peninsulas and similar issues that may be present with the power system in your PCB design. PDN refers to the power system on printed circuit boards for active circuits. This system includes all interconnections from the voltage regulator module and the metallization of pads and die on integrated circuits that are used to supply and return power current. IC supply voltage limits must be met across the entire length of the power delivery network. Accurately validating your power budget means considering minimum and maximum device limits, worst-case voltage drops, and combined return-path currents. PDN Analyzer shows you exactly where these problems arise.
Learn more
Pricing
Free Version:
Free Version available.
Integrations
Company Information
Altium
Founded: 1985
United States
www.altium.com/products/extensions/platform-extensions/jtag-maps/overview
Videos and Screen Captures
Other Useful Business Software
$300 Free Credits for Your Google Cloud Projects
Launch your next project with $300 in free Google Cloud credits—no strings attached. Test, build, and deploy without risk. Use your credits across the entire Google Cloud platform to find what works best for your needs. After your credits are used, continue with always-free tier services. Only pay when you're ready to scale. Sign up in minutes and start exploring.
Product Details
Platforms Supported
Cloud
Support
24/7 Live Support