Audience
Engineers searching for a platform to quickly assess the capabilities of the JTAG devices on their design
About JTAG Maps
JTAG Maps™ is an intuitive Altium extension that allows engineers to quickly assess the test possibilities offered by the JTAG devices within their design. Until now engineers could often spend hours manually highlighting the boundary-scan nets of a design to determine test coverage. Boundary-scan device model files (BSDLs) are pivotal to any JTAG/boundary-scan process as they indicate precisely which pins can be controlled or observed by JTAG/boundary-scan. However JTAG Maps can work with or without BSDL models and includes an 'assume scan covered' option. While most users will want to simply use the coverage report that JTAG Maps for Altium can provide, it is possible to import a more accurate picture. After exporting a JTAG ProVision project, the data can be sent for further analysis. A simple message file containing full fault-coverage information can then be read back into JTAG Maps for display/highlighting.
Pricing
Free Version:
Free Version available.
Integrations
Company Information
Altium
Founded: 1985
United States
www.altium.com/products/extensions/platform-extensions/jtag-maps/overview
Videos and Screen Captures
SiLogy
Our next-generation web platform empowers chip developers and verification engineers to design and debug 10x faster. Build and run thousands of tests in parallel at the push of a button with Verilator. Seamlessly share test results and waveforms with anyone in your organization, tag coworkers directly on signals, track test and regression failures. We use Verilator to compile Dockerized simulation binaries and distribute test runs across our compute cluster. Then we collect the results and log files and optionally rerun failing tests to generate waveforms. With Docker, we can ensure that test runs are consistent and reproducible. SiLogy makes chip developers more productive by enabling faster design and debug times. Before SiLogy, the state-of-the-art for debugging a failing test involved copying lines from log files, debugging from waveforms on a local machine, or rerunning a simulation that might have taken days to run.
Learn more
Ansys RaptorH
Ansys RaptorH is an electromagnetic modeling software with capacity to model power grids, full custom blocks, spiral inductors, and clock trees. Its high-speed distributed processing delivers accurate, silicon-proven S-parameter and RLCk models. RaptorH can analyze partial and unfinished layouts during the design phase and makes it easy to use either the general purpose HFSS engine or the silicon-optimized RaptorX engine for silicon structures. Ansys RaptorH extracts electromagnetic models at the pre-LVS stage for arbitrary routing and layout, including planes (solid or perforated), round shapes, spiral inductors, and MiM/MoM capacitors - with automatic setting of boundary conditions. The GUI allows point-and-click net selection and what-if analyses. RaptorH is supported by all major silicon foundries and can read encrypted technology files to set up analyses with either the HFSS or the Raptor engine.
Learn more
MPLAB Mindi Analog Simulator
MPLAB® Mindi™ Analog Simulator reduces circuit design time and design risk by simulating analog circuits prior to hardware prototyping. The simulation tool uses a SIMetrix/SIMPLIS simulation environment, with options to use SPICE or piecewise linear modeling, that can cover a very wide set of possible simulation needs. This capable simulation interface is paired with proprietary model files from Microchip to model specific Microchip analog components in addition to generic circuit devices. This simulation tool installs and runs locally on your PC. Once downloaded, no Internet connection is required, and the simulation run time is not dependent on a remotely located server. The result is fast, accurate analog circuit simulations. Run the simulation tool directly on your own PC; once installed no Internet connection is required.
Learn more
XJTAG DFT Assistant
Your design’s testability can determine how fast your product gets to manufacturing. But testing at the physical stage is too late to catch commonly made mistakes that lead to expensive delays. XJTAG® DFT Assistant integrates directly within your Altium Designer unified design environment, running Design For Test (DFT) checks on boundary scan chains directly on the schematic diagram. Easily confirm that scan chains are correctly connected to each JTAG-enabled device in your design, and confirm that each signal in the chain has been accurately connected and terminated. XJTAG® DFT Assistant performs the checks needed to ensure your JTAG chain is right before you finalize your layout. XJTAG® Chain Checker weeds out the commonly made errors, reports issues early in the process and lets you get past the mistakes that could hinder JTAG testing.
Learn more
You Might Also Like
Don’t settle when it comes to managing your clients’ IT infrastructure. Exceed their expectations with ConnectWise RMM, our MSP RMM software that provides proactive tools and NOC services—regardless of device environment. With the number of new vulnerabilities rising each year, smart patching procedures have never been more important. We automatically test and deploy patches when they are viable and restrict patches that are harmful. Get better protection for clients while you spend less time managing endpoints and more time growing your business. It’s tough to locate, afford, and retain quality talent. In fact, 81% of IT leaders say it’s hard to find the recruits they need. Add ConnectWise RMM, NOC services and get the expertise and problem resolution you need to become the advisor your clients demand—without adding headcount.
Product Details
Platforms Supported
SaaS
Support
24/7 Live Support