A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.
License
BSD LicenseFollow verilog compiler
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of verilog compiler!