A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.

Project Activity

See All Activity >

Categories

Simulation, Education

License

BSD License

Follow verilog compiler

verilog compiler Web Site

You Might Also Like
Top-Rated Free CRM Software Icon
Top-Rated Free CRM Software

216,000+ customers in over 135 countries grow their businesses with HubSpot

HubSpot is an AI-powered customer platform with all the software, integrations, and resources you need to connect your marketing, sales, and customer service. HubSpot's connected platform enables you to grow your business faster by focusing on what matters most: your customers.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of verilog compiler!

Additional Project Details

Operating Systems

Solaris, Linux, Windows

Languages

English

Intended Audience

Information Technology, Advanced End Users, Developers, End Users/Desktop, Quality Engineers, Other Audience

User Interface

Command-line

Programming Language

VHDL/Verilog, Java

Related Categories

VHDL/Verilog Simulation Software, VHDL/Verilog Education Software, Java Simulation Software, Java Education Software

Registered

2009-08-21