The Verible project's main mission is to parse SystemVerilog (IEEE 1800-2017) (as standardized in the SV-LRM) for a wide variety of applications, including developer tools. It was born out of a need to parse un-preprocessed source files, which is suitable for single-file applications like style-linting and formatting. In doing so, it can be adapted to parse preprocessed source files, which is what real compilers and toolchains require. The spirit of the project is that no-one should ever have to develop a SystemVerilog parser for their own application, because developing a standard-compliant parser is an enormous task due to the syntactic complexity of the language. Verible's parser is also regularly tested against an ever-growing suite of (tool-independent) language compliance tests. A lesser (but notable) objective is that the language-agnostic components of Verible be usable for rapidly developing language support tools for other languages.

Features

  • SystemVerilog Developer Tools
  • Style guide citations in diagnostics
  • Rule deck configurability
  • Waiver mechanisms: in-file, external waiver file
  • Github SystemVerilog linter action available
  • Corrects inter-token spacing, with syntax context awareness

Project Samples

Project Activity

See All Activity >

Categories

Language Servers

License

Apache License V2.0

Follow Verible

Verible Web Site

Other Useful Business Software
Custom VMs From 1 to 96 vCPUs With 99.95% Uptime Icon
Custom VMs From 1 to 96 vCPUs With 99.95% Uptime

General-purpose, compute-optimized, or GPU/TPU-accelerated. Built to your exact specs.

Live migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.
Start Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Verible!

Additional Project Details

Operating Systems

Linux, Windows

Programming Language

C++

Related Categories

C++ Language Servers

Registered

2023-04-24