Download
SpinalHDL is a hardware description language (HDL) embedded in Scala. It allows designers to describe digital hardware (FPGA, ASIC) using higher-level constructs (object-oriented, functional) while generating low-level hardware description outputs (VHDL, Verilog). It seeks to be more powerful and expressive than VHDL/Verilog, reducing verbosity, without introducing performance or area overheads relative to hand-written VHDL/Verilog, and generating exactly what is asked.
Features
- Embedded in Scala, enabling object-oriented and functional programming paradigms in hardware specification
- Generates VHDL and Verilog outputs for compatibility with standard EDA workflows
- Produces exactly what hardware designer requests — no extra hidden overhead or “magic” constructs
- Less verbose than traditional HDLs like VHDL or Verilog; more expressive syntax
- Free/open source; usable in industrial contexts under appropriate licensing (core under LGPL, libs under MIT)
- Strong documentation, examples, multiple build options (SBT, Gradle, Mill)
Project Samples
Categories
Programming LanguagesFollow SpinalHDL
nel_h2
MongoDB Atlas runs apps anywhere
MongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of SpinalHDL!