Sister is high-level synthesizer for SoC design . It analyzes SystemC(based on C++ language) source code and creates Verilog HDL source code.
Categories
Electronic Design Automation (EDA)License
BSD LicenseFollow sister
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of sister!