HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL
License
GNU General Public License version 2.0 (GPLv2)Follow sim-sim
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
-
This is AWESOME indeed. But it is hard to find and it really could use some documentation...