sim-sim download | SourceForge.net

HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow sim-sim

sim-sim Web Site

You Might Also Like

Employee monitoring software with screenshots Icon

Employee monitoring software with screenshots

Clear visibility and insights into how employees work. Even remotely.

Stay productive working at any distance from anywhere with Monitask.

Rate This Project

Login To Rate This Project

User Ratings

4.0 out of 5 stars

★★★★★

★★★★

★★★

★★

★

3

0

0

0

1

ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 5 / 5

features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5

design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 3 / 5

support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 2 / 5

User Reviews

Filter Reviews:

frewcen Edited 2013-10-02

sim-sim is perfect tool for synthesis, although I have noticed some problems with output formatting, netlist optimalization and absence of documentation.
xtofb Posted 2013-07-20

This is AWESOME indeed. But it is hard to find and it really could use some documentation...
ivanhutchins Posted 2013-06-01

Sim-sim works excellent.

1 user found this review helpful.
clifford_wolf Posted 2012-05-23

This project is AWESOME! Please present it more prominently so others can find it easier. At first I didn't try it because there was so little information here..

Read more reviews >

Additional Project Details

Operating Systems

User Interface

Qt

Programming Language

Perl, C++, VHDL/Verilog, Yacc

Registered

2006-07-12

Report inappropriate content

Recommended Projects

BYU EDIF Tools
An API for manipulating EDIF netlists in Java. We use this API to analyze netlists as a part of our FPGA reliability project. We intend to keep the API as general as possible to support other netlist analysis and manipulation activities. This material is based upon work supported by the National Science Foundation under Grant No. 0801876. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.
Verilog Netlist Viewer / Editor
The purpose of this tool is creation of tcl/tk - based environment for convenient Verilog netlist viewing and editing. This tool will allow development of TCL scripts in order to make structural changes in verilog netlist.
zamiacad
zamiaCAD is a modular and extensible platform for HW design, analysis, and research. It translates a HW description (VHDL or Verilog) into a language independent IG structure. Applications like a simulator and an eclipse GUI build on top of the IG.