HW(VHDL) and SW of logic analyzer and On-Chip-Verification(OCV) for Value Change Dump(VCD) file format that exported to seemd SystemC ,ModelSIM, and many other EDA tools. Very easy and Simple.
License
GNU General Public License version 2.0 (GPLv2)Follow SystemC Logic Analyzer
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of SystemC Logic Analyzer!