Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation. ZhangDong & KangCai

Project Samples

circuit diagram D trigget synthesizedby by Synplify Peripheral circuit of single chip synthesize by Synplify 4-bit-couter simulation synthesized 74138' HDL generated by Scicos HDL by Synplify

Project Activity

See All Activity >

Categories

Chat, Email, Window Managers

License

GNU Library or Lesser General Public License version 2.0 (LGPLv2)

Follow scicosHDL

scicosHDL Web Site

Other Useful Business Software
Secure remote access solution to your private network, in the cloud or on-prem. Icon
Secure remote access solution to your private network, in the cloud or on-prem.

Deliver secure remote access with OpenVPN.

OpenVPN is here to bring simple, flexible, and cost-effective secure remote access to companies of all sizes, regardless of where their resources are located.
Get started — no credit card required.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of scicosHDL!

Additional Project Details

Operating Systems

FreeBSD, Linux, Windows

Languages

Chinese (Simplified), English

Intended Audience

Developers, Education, Healthcare Industry, Science/Research, Telecommunications Industry

User Interface

Tk

Programming Language

C, IDL, Tcl, VHDL/Verilog

Related Categories

C Chat Software, C Email Software, C Window Managers, Tcl Chat Software, Tcl Email Software, Tcl Window Managers, VHDL/Verilog Chat Software, VHDL/Verilog Email Software, VHDL/Verilog Window Managers, IDL Chat Software, IDL Email Software, IDL Window Managers

Registered

2006-07-25
Report inappropriate content