Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation. ZhangDong & KangCai

Project Samples

circuit diagram D trigget synthesizedby by Synplify Peripheral circuit of single chip synthesize by Synplify 4-bit-couter simulation synthesized 74138' HDL generated by Scicos HDL by Synplify

Project Activity

See All Activity >

Categories

Chat, Email, Window Managers

License

GNU Library or Lesser General Public License version 2.0 (LGPLv2)

Follow scicosHDL

scicosHDL Web Site

Other Useful Business Software
Our Free Plans just got better! | Auth0 Icon
Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.
Try free now
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of scicosHDL!

Additional Project Details

Operating Systems

Linux, FreeBSD, Windows

Languages

English, Chinese (Simplified)

Intended Audience

Healthcare Industry, Science/Research, Education, Telecommunications Industry, Developers

User Interface

Tk

Programming Language

C, Tcl, VHDL/Verilog, IDL

Related Categories

C Chat Software, C Email Software, C Window Managers, Tcl Chat Software, Tcl Email Software, Tcl Window Managers, VHDL/Verilog Chat Software, VHDL/Verilog Email Software, VHDL/Verilog Window Managers, IDL Chat Software, IDL Email Software, IDL Window Managers

Registered

2006-07-25
Report inappropriate content