The main target of this project is to create a Open Source System on Chip generator for FPGA. This generator will use following technologies: Python, Wishbone SoC bus specifications and VHDL.

Project Activity

See All Activity >

Categories

Electronic Design Automation (EDA)

License

GNU Library or Lesser General Public License version 2.0 (LGPLv2), GNU General Public License version 2.0 (GPLv2)

Follow Orchestra, a SoC Generator

Orchestra, a SoC Generator Web Site

You Might Also Like
ManageEngine ADAudit Plus | A UBA-driven change auditor Icon
ManageEngine ADAudit Plus | A UBA-driven change auditor

ADAudit Plus helps keep your Active Directory, file servers, Windows servers and workstations secure and compliant.

ADAudit Plus helps keep your Windows Server ecosystem secure and compliant by providing full visibility into all activities. ADAudit Plus provides a clear picture of all changes made to your AD resources including AD objects and their attributes, group policy, and more.
Learn More
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Orchestra, a SoC Generator!

Additional Project Details

Operating Systems

Linux, Windows

Intended Audience

Developers, Other Audience

User Interface

Console/Terminal

Programming Language

Python, VHDL/Verilog

Related Categories

Python Electronic Design Automation (EDA) Software, VHDL/Verilog Electronic Design Automation (EDA) Software

Registered

2008-03-13
Report inappropriate content