The main target of this project is to create a Open Source System on Chip generator for FPGA. This generator will use following technologies: Python, Wishbone SoC bus specifications and VHDL.

Project Activity

See All Activity >

License

GNU Library or Lesser General Public License version 2.0 (LGPLv2), GNU General Public License version 2.0 (GPLv2)

Follow Orchestra, a SoC Generator

Orchestra, a SoC Generator Web Site

You Might Also Like
Top-Rated Free CRM Software Icon
Top-Rated Free CRM Software

216,000+ customers in over 135 countries grow their businesses with HubSpot

HubSpot is an AI-powered customer platform with all the software, integrations, and resources you need to connect your marketing, sales, and customer service. HubSpot's connected platform enables you to grow your business faster by focusing on what matters most: your customers.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Orchestra, a SoC Generator!

Additional Project Details

Operating Systems

Linux, Windows

Intended Audience

Developers, Other Audience

User Interface

Console/Terminal

Programming Language

Python, VHDL/Verilog

Related Categories

Python Electronic Design Automation (EDA) Software, VHDL/Verilog Electronic Design Automation (EDA) Software

Registered

2008-03-13