NVec

Brought to you by: tinyn

Last Update: 2015-06-30

Get an email when there's a new version of NVec

NVec is a C++ Library that provides SIMD accelerated functions without the user needing to know that SIMD functionality is available. Currently supports x86 and x86_64 SSE/SSE2/SSE3, for Linux and Windows (mingw) Requires a recent version of gcc. (~3.4)

Project Activity

See All Activity >

Follow NVec

NVec Web Site

Other Useful Business Software

$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.

Start Free

Rate This Project

User Reviews

Be the first to post a review of NVec!

Additional Project Details

Registered

2005-09-27

Report inappropriate content

$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.

Start Free

Recommended Projects

SIMDx86
This library is meant for high performance calculations for science or 3D games/rasterizers using SIMD instructions of x86 processors to allow an unparalleled level of optimization. This takes advantage of MMX, 3DNow!, 3DNow!+/MMX+, & SSE/SSE2/SSE3/SSSE3
Vector3D SSE
A C++ header library for fast operations on vectors/matrices (3D/3x3) using Streaming SIMD Extensions (SSE, SSE2, SSE3, SSE4); Tends to be used in 3D graphics applications and game developement.
Simd
High performance image processing library in C++
sr-convert
sr-convert is a command-line sample-rate converter for WAV files, which supports a wide variety of sampling rates, and achieves very high sound quality. It runs on Windows (MinGW) and x86 Linux systems, and makes use of SSE instructions if available.
Vector Pascal Compiler
Vector Pascal is a language targeted at SIMD multi-core instruction-sets such as the AVX and SSE2 or x86-64-v3. It has a SIMD compiler which supports parallel vector operations, loop unrolling, common sub expression removal etc. It is implemented in Java.