NexusHDL

Status: Alpha

Brought to you by: free_solo

Add a Review

Downloads: 0 This Week

Last Update: 2013-04-22

Browse Code

Get an email when there's a new version of NexusHDL

This Eclipse Plugin invoke Simulation, Synthesis and Place&Route tools from various Vendors for HDL (VHDL/Verilog) development.

Features

Invoke Vendor tools from Eclipse workspace
Automatic script generation

Project Activity

See All Activity >

Follow NexusHDL

NexusHDL Web Site

Other Useful Business Software

Train ML Models With SQL You Already Know

BigQuery automates data prep, analysis, and predictions with built-in AI assistance.

Build and deploy ML models using familiar SQL. Automate data prep with built-in Gemini. Query 1 TB and store 10 GB free monthly.

Try Free

Rate This Project

User Reviews

Be the first to post a review of NexusHDL!

Additional Project Details

Intended Audience

Developers

User Interface

Eclipse

Programming Language

Java

Registered

2010-04-08

Report inappropriate content

$300 Free Credits to Build on Google Cloud

New customers can spin up VMs, build with AI, and query data at no cost.

Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.

Start Free

Recommended Projects

Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
Alliance CAD System
Alliance CAD System is a free set of EDA tools and portable cell libraries for VLSI design. It covers the design flow from VHDL up to layout. It includes VHDL simulator, RTL synthesis, place and route, netlist extractor, DRC, layout editor.
Synthesijer
THIS SITE IS NO LONGER ACTIVELY MAINTAINED, FOR RECENT RELEASES, PLEASE GO TO: http://synthesijer.github.io/web/dl/ For more information, please go to: http://synthesijer.github.io/web/ Synthesijer is a high-level synthesis tool, which generates HDL files from Java code. Synthesijer also provides a backend to generate VHDL/Verilog HDL, which helps to develop high-level synthesis tools and DSLs.
Icarus Verilog
Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.
JavaRock
JavaRock is a project to develop a compiler from java to vhdl, which enables hardware design by java. Developping JavaRock is over, and the project continues in Synthesijer http://synthesijer.sourceforge.net . Like JavaRock, Synthesijer also aims to develop a compiler from Java to VHDL, which enables hardware design by Java. In addition, Synthesijer generates Verilog HDL and aims to implement advanced features such as optimization, graphical tools, and so on.