lfsr-counter-generator

Brought to you by: outputlogic

Last Update: 2013-04-19

Get an email when there's a new version of lfsr-counter-generator

A command-line application that generates Verilog or VHDL code for an LFSR counter of any value up to 63 bit wide. The code is written in C for Win32 platform

Project Samples

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2), MIT License

Follow lfsr-counter-generator

lfsr-counter-generator Web Site

Other Useful Business Software

Gemini 3 and 200+ AI Models on One Platform

Access Google's best plus Claude, Llama, and Gemma. Fine-tune and deploy from one console.

Build, govern, and optimize agents and models with Gemini Enterprise Agent Platform.

Start Free

Rate This Project

User Reviews

Be the first to post a review of lfsr-counter-generator!

Additional Project Details

Intended Audience

Developers

User Interface

Command-line

Programming Language

C, VHDL/Verilog

Related Categories

C Topic Software, VHDL/Verilog Topic Software

Registered

2009-05-23

Report inappropriate content

Gemini 3 and 200+ AI Models on One Platform

Access Google's best plus Claude, Llama, and Gemma. Fine-tune and deploy from one console.

Build, govern, and optimize agents and models with Gemini Enterprise Agent Platform.

Start Free

Recommended Projects

crc-gen-verilog-vhdl
CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for Win32, bus easily portable for other platforms
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.
VgaSim
VgaSim simulates a VGA screen connected to your VHDL and VeriLog design. Simulated signals from your desing will handle the virtual VGA screen such as it were real. VgaSim works with VHDL and VeriLog simulators such as ModelSim and GHDL.
IP-XACT 2009/2014 Platform
Smart GUI/Commandline tools to create IP-XACT( 2009/2014) files