lfsr-counter-generator

Brought to you by: outputlogic

Downloads: 1 This Week

Last Update: 2013-04-19

Add to Preferred Sources

A command-line application that generates Verilog or VHDL code for an LFSR counter of any value up to 63 bit wide. The code is written in C for Win32 platform

Project Samples

VHDL

Verilog

Usage

Invalid couner value

Project Activity

See All Activity >

Categories

License

GNU General Public License version 2.0 (GPLv2), MIT License

Follow lfsr-counter-generator

lfsr-counter-generator Web Site

Other Useful Business Software

Paessler: Easy to Use With Enterprise Power. Free Trial Icon

Paessler: Easy to Use With Enterprise Power. Free Trial

A low-code dashboard makes monitoring intuitive for any admin, while scripting and custom sensors give experts full control.

You shouldn't have to choose between a monitoring tool that's easy to use and one that's powerful enough for a complex environment. PRTG's low-code interface lets any admin build dashboards, set alerts and monitor devices without scripting, while custom sensors and full API access are there when your team needs deeper control. One platform, no compromise. Download a free 30-day trial now.

Get Free Download

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of lfsr-counter-generator!

Additional Project Details

Intended Audience

Developers

User Interface

Command-line

Programming Language

C, VHDL/Verilog

Related Categories

C Topic Software, VHDL/Verilog Topic Software

Registered

2009-05-23

Report inappropriate content

Build Agents and Models on One Platform

Everything you need to build production-ready agents and models. Access 200+ Google and third-party AI models and tools.

Gemini Enterprise Agent Platform is Google Cloud's comprehensive platform for developers to build, scale, govern, and optimize agents and models. Choose from Google's most advanced models and third-party models like Anthropic's Claude Model Family.

Start Free

Recommended Projects

crc-gen-verilog-vhdl
CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for Win32, bus easily portable for other platforms
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
IP-XACT 2009/2014 Platform
Smart GUI/Commandline tools to create IP-XACT( 2009/2014) files
HDLObf
HDLObf is intended to be a HDL Obfuscator and identifier name change utility. Primarily designed for Verilog/SystemVerilog support will be added for VHDL/SystemC in future.
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.