lfsr-counter-generator

Brought to you by: outputlogic

Downloads: 0 This Week

Last Update: 2013-04-19

Get an email when there's a new version of lfsr-counter-generator

A command-line application that generates Verilog or VHDL code for an LFSR counter of any value up to 63 bit wide. The code is written in C for Win32 platform

Project Samples

VHDL

Verilog

Usage

Invalid couner value

Project Activity

See All Activity >

Categories

License

GNU General Public License version 2.0 (GPLv2), MIT License

Follow lfsr-counter-generator

lfsr-counter-generator Web Site

Other Useful Business Software

Gen AI apps are built with MongoDB Atlas Icon

Gen AI apps are built with MongoDB Atlas

Build gen AI apps with an all-in-one modern database: MongoDB Atlas

MongoDB Atlas provides built-in vector search and a flexible document model so developers can build, scale, and run gen AI apps without stitching together multiple databases. From LLM integration to semantic search, Atlas simplifies your AI architecture—and it’s free to get started.

Start Free

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of lfsr-counter-generator!

Additional Project Details

Intended Audience

Developers

User Interface

Command-line

Programming Language

C, VHDL/Verilog

Related Categories

C Topic Software, VHDL/Verilog Topic Software

Registered

2009-05-23

Report inappropriate content

Recommended Projects

Schematic to VHDL code generator
It is a platform for you to simply construct the schematic of the digital component for which the VHDL code is required and the VHDL code generator automatically generates the structurally modeled VHDL code for the particular schematic diagram.
PLP
Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java,...
simple file crypt
User AES-128 bit encryption in counter mode of operation. supports interactive mode of operation and command line mode of operation.
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.