Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow GPL Cver

GPL Cver Web Site

You Might Also Like
Network Performance Monitoring | Statseeker Icon
Network Performance Monitoring | Statseeker

Statseeker is a powerful network performance monitoring solution for businesses

Using just a single server or virtual machine, Statseeker can be up and running within minutes, and discovering your entire network in less than an hour, without any significant effect on your bandwidth availability.
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
2
0
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

User Reviews

There are no 1 star reviews.

Additional Project Details

Operating Systems

Linux, Mac

Intended Audience

End Users/Desktop, Engineering

User Interface

Console/Terminal

Registered

2009-04-24