Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.
License
GNU General Public License version 2.0 (GPLv2)
Using just a single server or virtual machine, Statseeker can be up and running within minutes, and discovering your entire network in less than an hour, without any significant effect on your bandwidth availability.
User Ratings
ease
1 of 5
2 of 5
3 of 5
4 of 5
5 of 5
0 / 5
features
1 of 5
2 of 5
3 of 5
4 of 5
5 of 5
0 / 5
design
1 of 5
2 of 5
3 of 5
4 of 5
5 of 5
0 / 5
support
1 of 5
2 of 5
3 of 5
4 of 5
5 of 5
0 / 5
There are no 1 star reviews.
Additional Project Details
Intended Audience
End Users/Desktop, Engineering
User Interface
Console/Terminal