| Name | Modified | Size | Downloads / Week |
|---|---|---|---|
| Parent folder | |||
| H3AL_sa2ov1.m | 2019-11-24 | 1.2 kB | |
| H3AL_sa3ov0.m | 2019-11-24 | 627 Bytes | |
| H3AL_sa3ov1.m | 2019-11-24 | 1.3 kB | |
| H3AL_sa3ov2.m | 2019-11-24 | 1.3 kB | |
| H3AL_sa2ov0.m | 2019-11-24 | 627 Bytes | |
| Demas_D2_32bit.m | 2019-11-24 | 693 Bytes | |
| H3AL_sa5ov2.m | 2019-11-24 | 1.8 kB | |
| H3AL_sa5ov3.m | 2019-11-24 | 1.7 kB | |
| H3AL_sa5ov4.m | 2019-11-24 | 1.6 kB | |
| H3AL_sa5ov0.m | 2019-11-24 | 645 Bytes | |
| H3AL_sa5ov1.m | 2019-11-24 | 1.6 kB | |
| D2add.m | 2019-06-24 | 737 Bytes | |
| DCTcompress.m | 2019-06-24 | 5.8 kB | |
| Quant.m | 2019-06-24 | 843 Bytes | |
| DCT_Compress_Fcn.m | 2019-06-24 | 2.4 kB | |
| main.m | 2019-06-24 | 830 Bytes | |
| Totals: 16 Items | 23.7 kB | 0 | |
*******************************************************************************************
COMPUTER SCIENCES GROUP - DEPARTMENT OF AVIONICS ENGG - COLLEGE OF AERONAUTICAL ENGINEERING
NATIONAL UNIVERSITY OF SCIENCES AND TECHNOLOGY, ISLAMABAD, PAKISTAN
*******************************************************************************************
This code is provided here for educational purpose(s) only. Kindly contact the author on
nomani@cae.nust.edu.pk for queries / questions. This code is the intellectual property of
the author(s) and requires permission(s) for use. View bottom disclaimer for further info.
*******************************************************************************************
Verilog_Models
These are Verilog codes for DCT and used Approximate Adder Models. Copy paste or import the
v files in Xilinx_ISE_14.7 project and run Synthesis with Balanced settings to get results.
Matlab_Models
These are interconnected m files. To use to specific approx_adder, just call it as a function
in Fcn_DCTCompress file and replace an actual addition. If you wish to obtain accurate adder
results, just comment out the part where Approx_adder_Fcn is being called.
For any questions, querries or details see my following publication(s) through google scholar:
Tuaha Nomani, Mujahid Mohsin, and Faizana Naeem, "A Novel Approximate Adder Design Methodology
with Single LUT Delay for Fault-tolerant FPGA-based Systems", in Intellect 2019.
Tuaha Nomani, Mujahid Mohsin, and Zahid Pervaiz, "H3AL-FPGA : High Accuracy Approximate Adder
for HD Image Optimization Applications", Electronics 8, no. 1 (2019): 51.
******************************************************************************************
Disclaimer : Any disclosure, copying, or distribution of this code, or the taking of any
action based on it, is strictly prohibited and may be unlawful. The University specifically
denies any responsibility for the accuracy or quality of information obtained with herein.
Any view(s) and opinion(s) expressed are only those of the author(s) and do not necessarily
represent those of the University and the University accepts no liability, whatsoever, for
any losses/damages incurred/caused to any party as a result of the use of such information.
******************************************************************************************