FLEET simulator

Brought to you by: akamil, igorbenko

Last Update: 2014-08-24

Get an email when there's a new version of FLEET simulator

A simulator for a FLEET processor architecture.
Purpose: Research of new processor architectures and new approaches to parallel computing.

Project Activity

See All Activity >

Follow FLEET simulator

FLEET simulator Web Site

Other Useful Business Software

Full-stack observability with actually useful AI | Grafana Cloud

Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.

Built on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.

Create free account

Rate This Project

User Reviews

Be the first to post a review of FLEET simulator!

Additional Project Details

Registered

2006-03-07

Report inappropriate content

Full-stack observability with actually useful AI | Grafana Cloud

Our generous forever free tier includes the full platform, including the AI Assistant, for 3 users with 10k metrics, 50GB logs, and 50GB traces.

Create free account

Recommended Projects

Fleet Commander
Fleet Commander is a moddification for VegaStrike, making it a real time strategy game where you control a fleet of capital ships complete with their fighter complements.
LC3uArch
A graphical simulator for the LC3 processor, concentrating on the micro-architecture level. The processor is thoroughly described in "Introduction to Computing Systems: From Bits & Gates to C & Beyond" by Yale Patt and Sanjay Patel (ISBN-0-07-246750-9
fleet
Open-source platform for IT, security, and infrastructure teams
8085 simulator
sim85 - the 8085 simulator. Project to implement a full development enviornment for the intel 8085 processor.
JPACS:Java Processor and Cache Simulator
JPACS, Java Processor and Cache Simulator, was developed to give a simple and clear tool to simulate a processor with a complete associative memory cache at ISA level, using direct memory access or using a program written in assembly.