ALCHA aims to reduce FPGA project develop time by means of automation and abstraction, but without loosing the low-level control that HDLs, such as Verilog, provides.

It will support an object oriented programming model, abstract data and signal types, and compile-time scripting.

Features

  • Compile to complete vendor-specific project from largely vendor-neutral source
  • Automated timing-requirement generation
  • Proceedural state-machine programming model
  • Bit- and timing-accurate circuit description
  • Compile-time scripting

Project Samples

Concept Block Diagram

Project Activity

See All Activity >

Categories

Code Generators, Compilers, Programming Languages

License

GNU General Public License version 3.0 (GPLv3)

Follow ALCHA

ALCHA Web Site

nel_h2
Simply solve complex auth. Easy for devs to set up. Easy for non-devs to use. Icon
Simply solve complex auth. Easy for devs to set up. Easy for non-devs to use.

Transform user access with Frontegg CIAM: login box, SSO, MFA, multi-tenancy, and 99.99% uptime.

Custom auth drains 25% of dev time and risks 62% more breaches, stalling enterprise deals. Frontegg platform delivers a simple login box, seamless authentication (SSO, MFA, passwordless), robust multi-tenancy, and a customizable Admin Portal. Integrate fast with the React SDK, meet compliance needs, and focus on innovation.
Start for Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ALCHA!

Additional Project Details

Languages

English

Intended Audience

Developers, Engineering, Science/Research

User Interface

Command-line

Programming Language

C++

Related Categories

C++ Code Generators, C++ Compilers, C++ Programming Languages

Registered

2015-10-26
Report inappropriate content