Re: [Xschem] signals defined in records are also instantiated separately
Schematic circuit editor for VLSI and Mixed mode circuit simulation.
Brought to you by:
stef_sport_2002
|
From: stefan s. <ste...@gm...> - 2020-02-19 10:04:31
|
> > So far I have most records defined in external package files. I also use the architecture declaration symbol, but a real signal label with the type in the schematic is even better. Will the highlight function work? > Select the record definition and all the children instantiations are glowing? Currently not, an exact match is needed to hilight record fields. Will try to see if this can be done in VHDL mode. > we discussed the need for a separate type _vector when the [b:a] signal notation is used. Would it be possible to have the possibility to set the sig_type verbose and not do any magic mangling, sig_vebose=true > eventually I run into problems with matching a_type with a_type_vector. > > So you suggest a flag that prevents xschem appending _vector to a bussed signal, so if sig_verbose=true a label A[7:0] with type mytype and sig_verbose=true will translate to a declaration like: signal A : mytype(7 downto 0); instead of: signal A : mytype_vector(7 downto 0); Am i correct? Have a nice day Stefan |