#21 VHDL93 component binding

[Anonymous]

Hello & thank you very much for this plugin!

Would it be possible to improve the hierarchy browser to recognize VHDL93 component instantiation, e. g:

...
dut: entity test_lib.test(rtl)
generic map (...)
port map (...);
...

Thanks in advance,
Alex