#76 VHDL Parse: generate statement

[Franz Pammer]

Following code produces a syntax error. But it should be ok.
ImplOpcodeTest: if (opcode_test_mode_c>0) generate OpcodeTest: process

Seen in version 0.6.3 and 0.7