In VHDL files, when I write some syntaxe errors like "architeture" instead of "architecture" or ": i bit" instead of ": in bit" in a port decalration list, they are not recognized as errors by the default parser...
Have you the same problem ?
Log in to post a comment.
