The Nexys2 FPGA development board contains higher steppings of both of these parts. With this patch applied, urjtag successfully detects both parts and can program the Spartan
Applied as SVN r1671.
UrJTAG's native BSDL parser can read BSDL files on the fly during detect. In general, there's no need to prepare jtag description files for each board/part.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Applied as SVN r1671.
UrJTAG's native BSDL parser can read BSDL files on the fly during detect. In general, there's no need to prepare jtag description files for each board/part.