Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation. ZhangDong & KangCai

Project Samples

Project Activity

See All Activity >

License

GNU Library or Lesser General Public License version 2.0 (LGPLv2)

Follow scicosHDL

scicosHDL Web Site

Other Useful Business Software
Secure User Management, Made Simple | Frontegg Icon
Secure User Management, Made Simple | Frontegg

Get 7,500 MAUs, 50 tenants, and 5 SSOs free – integrated into your app with just a few lines of code.

Frontegg powers modern businesses with a user management platform that’s fast to deploy and built to scale. Embed SSO, multi-tenancy, and a customer-facing admin portal using robust SDKs and APIs – no complex setup required. Designed for the Product-Led Growth era, it simplifies setup, secures your users, and frees your team to innovate. From startups to enterprises, Frontegg delivers enterprise-grade tools at zero cost to start. Kick off today.
Start for Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of scicosHDL!

Additional Project Details

Operating Systems

FreeBSD, Linux, Windows

Languages

Chinese (Simplified), English

Intended Audience

Developers, Education, Healthcare Industry, Science/Research, Telecommunications Industry

User Interface

Tk

Programming Language

C, IDL, Tcl, VHDL/Verilog

Related Categories

C Chat Software, C Email Software, C Window Managers, Tcl Chat Software, Tcl Email Software, Tcl Window Managers, VHDL/Verilog Chat Software, VHDL/Verilog Email Software, VHDL/Verilog Window Managers, IDL Chat Software, IDL Email Software, IDL Window Managers

Registered

2006-07-25