From: Stefan J. <st...@gr...> - 2009-05-14 06:52:17
|
Am Do, 14.05.2009, 00:12, schrieb José Daniel Martínez: > Hi Stefan, Hello Jose, > i haven't solved the problem!!!! So i need a little help. > > The point is that i use my (normal) user account to run qucs. And when i > use it to solve this problem of the circuit with its simulation, it > doesn't work and worse there isn't any error. Qucs doesn't make the > diagram because there aren't any variables to put in the diagram. Qucs > runs as a normal but there is this stuff!! > > So i decided to give a try with my root account and i found that error. > > I attached the digi file (and strangely it doesn't have 87 lines). It was > in my user account (The root account doesn't have a digi file) > > Can you tell is that file is correct?. I think i will need to reinstall > qucs!! Hm. Now it appears that you use verilog (digi was a file for use with iverilog ). Do you have it installed? Cheers, Stefan. |