Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java, VHDL, plain text etc)
License
GNU Library or Lesser General Public License version 3.0 (LGPLv3)Follow PLP
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of PLP!