This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "Main OpenOCD repository".
The branch, master has been updated
via 456ec016c2403ed95e0b8b33534ab53ed41d7c27 (commit)
from 81aec6be045792f3ed6a2d8fdbf1f534993b5c14 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
commit 456ec016c2403ed95e0b8b33534ab53ed41d7c27
Author: David Brownell <dbr...@us...>
Date: Mon Dec 7 18:14:46 2009 -0800
ARM: cope with stupidheaded compiler
Some versions of GCC don't understand that if you mask with 0x3
then have cases 0-3, it's not possible for a variable assigned in
all those branches to have no value at end-of-case. Feh.
Signed-off-by: David Brownell <dbr...@us...>
diff --git a/src/target/arm_disassembler.c b/src/target/arm_disassembler.c
index e76e385..407d290 100644
--- a/src/target/arm_disassembler.c
+++ b/src/target/arm_disassembler.c
@@ -135,7 +135,7 @@ static int evaluate_srs(uint32_t opcode,
uint32_t address, struct arm_instruction *instruction)
{
const char *wback = (opcode & (1 << 21)) ? "!" : "";
- const char *mode;
+ const char *mode = "";
switch ((opcode >> 23) & 0x3) {
case 0:
@@ -143,7 +143,6 @@ static int evaluate_srs(uint32_t opcode,
break;
case 1:
/* "IA" is default */
- mode = "";
break;
case 2:
mode = "DB";
-----------------------------------------------------------------------
Summary of changes:
src/target/arm_disassembler.c | 3 +--
1 files changed, 1 insertions(+), 2 deletions(-)
hooks/post-receive
--
Main OpenOCD repository
|
