From: OpenOCD-Gerrit <ope...@us...> - 2022-10-21 18:07:40
|
This is an automated email from the git hooks/post-receive script. It was generated because a ref change was pushed to the repository containing the project "Main OpenOCD repository". The branch, master has been updated via f0a9b66d13766dec86d1a614a88899b27fd43645 (commit) from ee87f2b4a9cac084903087aed6ff8e3a691c674b (commit) Those revisions listed above that are new to this repository have not appeared on any other notification email; so we list those revisions in full, below. - Log ----------------------------------------------------------------- commit f0a9b66d13766dec86d1a614a88899b27fd43645 Author: Antonio Borneo <bor...@gm...> Date: Sun Oct 16 23:36:15 2022 +0200 doc: fix xtensa commands type Config commands should be reported as {Config Command} Change-Id: Ic778df31bb1dc9aefdbe3d8006b06bb370d25e6f Signed-off-by: Antonio Borneo <bor...@gm...> Reviewed-on: https://review.openocd.org/c/openocd/+/7266 Tested-by: jenkins Reviewed-by: Ian Thompson <ia...@ca...> Reviewed-by: Erhan Kurubas <erh...@es...> diff --git a/doc/openocd.texi b/doc/openocd.texi index 2a8626b80..b603a4679 100644 --- a/doc/openocd.texi +++ b/doc/openocd.texi @@ -10976,12 +10976,12 @@ NXP}. @subsection Xtensa Configuration Commands -@deffn {Command} {xtensa xtdef} (@option{LX}|@option{NX}) +@deffn {Config Command} {xtensa xtdef} (@option{LX}|@option{NX}) Configure the Xtensa target architecture. Currently, Xtensa support is limited to LX6, LX7, and NX cores. @end deffn -@deffn {Command} {xtensa xtopt} option value +@deffn {Config Command} {xtensa xtopt} option value Configure Xtensa target options that are relevant to the debug subsystem. @var{option} is one of: @option{arnum}, @option{windowed}, @option{cpenable}, @option{exceptions}, @option{intnum}, @option{hipriints}, @@ -10993,35 +10993,35 @@ NOTE: Some options are specific to Xtensa LX or Xtensa NX architecture, while others may be common to both but have different valid ranges. @end deffn -@deffn {Command} {xtensa xtmem} (@option{iram}|@option{dram}|@option{sram}|@option{irom}|@option{drom}|@option{srom}) baseaddr bytes +@deffn {Config Command} {xtensa xtmem} (@option{iram}|@option{dram}|@option{sram}|@option{irom}|@option{drom}|@option{srom}) baseaddr bytes Configure Xtensa target memory. Memory type determines access rights, where RAMs are read/write while ROMs are read-only. @var{baseaddr} and @var{bytes} are both integers, typically hexadecimal and decimal, respectively. @end deffn -@deffn {Command} {xtensa xtmem} (@option{icache}|@option{dcache}) linebytes cachebytes ways [writeback] +@deffn {Config Command} {xtensa xtmem} (@option{icache}|@option{dcache}) linebytes cachebytes ways [writeback] Configure Xtensa processor cache. All parameters are required except for the optional @option{writeback} parameter; all are integers. @end deffn -@deffn {Command} {xtensa xtmpu} numfgseg minsegsz lockable execonly +@deffn {Config Command} {xtensa xtmpu} numfgseg minsegsz lockable execonly Configure an Xtensa Memory Protection Unit (MPU). MPUs can restrict access and/or control cacheability of specific address ranges, but are lighter-weight than a full traditional MMU. All parameters are required; all are integers. @end deffn -@deffn {Command} {xtensa xtmmu} numirefillentries numdrefillentries +@deffn {Config Command} {xtensa xtmmu} numirefillentries numdrefillentries (Xtensa-LX only) Configure an Xtensa Memory Management Unit (MMU). Both parameters are required; both are integers. @end deffn -@deffn {Command} {xtensa xtregs} numregs +@deffn {Config Command} {xtensa xtregs} numregs Configure the total number of registers for the Xtensa core. Configuration logic expects to subsequently process this number of @code{xtensa xtreg} definitions. @var{numregs} is an integer. @end deffn -@deffn {Command} {xtensa xtregfmt} (@option{sparse}|@option{contiguous}) [general] +@deffn {Config Command} {xtensa xtregfmt} (@option{sparse}|@option{contiguous}) [general] Configure the type of register map used by GDB to access the Xtensa core. Generic Xtensa tools (e.g. xt-gdb) require @option{sparse} mapping (default) while Espressif tools expect @option{contiguous} mapping. Contiguous mapping takes an @@ -11029,7 +11029,7 @@ additional, optional integer parameter @option{numgregs}, which specifies the nu of general registers used in handling g/G packets. @end deffn -@deffn {Command} {xtensa xtreg} name offset +@deffn {Config Command} {xtensa xtreg} name offset Configure an Xtensa core register. All core registers are 32 bits wide, while TIE and user registers may have variable widths. @var{name} is a character string identifier while @var{offset} is a hexadecimal integer. ----------------------------------------------------------------------- Summary of changes: doc/openocd.texi | 18 +++++++++--------- 1 file changed, 9 insertions(+), 9 deletions(-) hooks/post-receive -- Main OpenOCD repository |