[OpenOCD-commit] Main OpenOCD repository branch, master, updated. v0.11.0-479-gf8bd2566a

[OpenOCD-Gerrit <ope...@us...>]

This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "Main OpenOCD repository".

The branch, master has been updated
       via  f8bd2566a936c7909f2b602bba3c83cc833afaea (commit)
      from  ee670f9dcee606141112a7552d8409788f3caf7f (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit f8bd2566a936c7909f2b602bba3c83cc833afaea
Author: Jan Matyas <501...@us...>
Date:   Thu Nov 4 17:48:23 2021 +0100

    riscv: Regenerated debug_defines.h and encoding.h
    
    The main intention is to get access to some of the CSRs
    that were so far unknown to OpenOCD (tinfo, mcountinhibit, ...).
    
    https://github.com/riscv/riscv-openocd/pull/659
    
    Signed-off-by: Tim Newsome <ti...@si...>
    Change-Id: I824fdb558d5c1f73432b0f56f3b0b4d865eceeba
    Reviewed-on: https://review.openocd.org/c/openocd/+/6682
    Tested-by: jenkins
    Reviewed-by: Jan Matyas <ma...@co...>
    Reviewed-by: Antonio Borneo <bor...@gm...>

diff --git a/src/target/riscv/debug_defines.h b/src/target/riscv/debug_defines.h
index b5104d530..5c9eef4ea 100644
--- a/src/target/riscv/debug_defines.h
+++ b/src/target/riscv/debug_defines.h
@@ -1,6 +1,6 @@
 /*
  * This file is auto-generated by running 'make debug_defines.h' in
- * https://github.com/riscv/riscv-debug-spec/ (63c985f)
+ * https://github.com/riscv/riscv-debug-spec/ (3dfe4f7)
  * License: Creative Commons Attribution 4.0 International Public License (CC BY 4.0)
  */
 
@@ -266,7 +266,7 @@
  *
  * 1: An {\tt ebreak} instruction was executed. (priority 3)
  *
- * 2: The Trigger Module caused a breakpoint exception. (priority 4)
+ * 2: A Trigger Module trigger fired with action=0. (priority 4)
  *
  * 3: The debugger requested entry to Debug Mode using \FdmDmcontrolHaltreq.
  * (priority 1)
@@ -461,7 +461,7 @@
  *
  * \FcsrTcontrolMpte and \FcsrTcontrolMte provide one solution to a problem
  * regarding triggers with action=0 firing in M-mode trap handlers. See
- * Section~\ref{sec:mmtrigger} for more details.
+ * Section~\ref{sec:nativetrigger} for more details.
  *
  * When a trap into M-mode is taken, \FcsrTcontrolMpte is set to the value of
  * \FcsrTcontrolMte.
@@ -811,8 +811,9 @@
 #define CSR_MCONTROL6_VU_LENGTH             1
 #define CSR_MCONTROL6_VU                    (0x1ULL << CSR_MCONTROL6_VU_OFFSET)
 /*
- * If this bit is implemented, the hardware sets it when this
- * trigger matches. The trigger's user can set or clear it at any
+ * If this bit is implemented then it must become set when this
+ * trigger fires and may become set when this trigger matches.
+ * The trigger's user can set or clear it at any
  * time. It is used to determine which
  * trigger(s) matched.  If the bit is not implemented, it is always 0
  * and writing it has no effect.
@@ -1237,7 +1238,8 @@
 #define CSR_ETRIGGER_VU                     (0x1ULL << CSR_ETRIGGER_VU_OFFSET)
 /*
  * When set, non-maskable interrupts cause this
- * trigger to fire, regardless of the values of \FcsrEtriggerM, \FcsrEtriggerS, and \FcsrEtriggerU.
+ * trigger to fire, regardless of the values of \FcsrEtriggerM,
+ * \FcsrEtriggerS, \FcsrEtriggerU, \FcsrEtriggerVs, and \FcsrEtriggerVu.
  */
 #define CSR_ETRIGGER_NMI_OFFSET             10
 #define CSR_ETRIGGER_NMI_LENGTH             1
@@ -1361,10 +1363,15 @@
  * 1: This trigger will only match if the low bits of
  * \RcsrScontext equal \FcsrTextraThirtytwoSvalue.
  *
- * 2: This trigger will only match if the currently active ASID
- * value, from either \Rsatp or \Rvsatp,
- * equals the lower ASIDMAX (defined in the Privileged Spec) bits of
+ * 2: This trigger will only match if:
+ * \begin{itemize}[noitemsep,nolistsep]
+ * \item the mode is VS-mode or VU-mode and ASID in \Rvsatp
+ * equals the lower ASIDMAX (defined in the Privileged Spec) bits
+ * of \FcsrTextraThirtytwoSvalue.
+ * \item in all other modes, ASID in \Rsatp equals the lower
+ * ASIDMAX (defined in the Privileged Spec) bits of
  * \FcsrTextraThirtytwoSvalue.
+ * \end{itemize}
  *
  * This field should be tied to 0 when S-mode is not supported.
  */
diff --git a/src/target/riscv/encoding.h b/src/target/riscv/encoding.h
index 4a035e288..4445f0bd2 100644
--- a/src/target/riscv/encoding.h
+++ b/src/target/riscv/encoding.h
@@ -1,6 +1,6 @@
 /*
  * This file is auto-generated by running 'make ../riscv-openocd/src/target/riscv/encoding.h' in
- * https://github.com/riscv/riscv-opcodes (876ee63)
+ * https://github.com/riscv/riscv-opcodes (6c34f60)
  */
 
 /* See LICENSE for license details. */
@@ -14,7 +14,7 @@
 #define MSTATUS_MIE         0x00000008
 #define MSTATUS_UPIE        0x00000010
 #define MSTATUS_SPIE        0x00000020
-#define MSTATUS_HPIE        0x00000040
+#define MSTATUS_UBE         0x00000040
 #define MSTATUS_MPIE        0x00000080
 #define MSTATUS_SPP         0x00000100
 #define MSTATUS_VS          0x00000600
@@ -30,14 +30,22 @@
 #define MSTATUS32_SD        0x80000000
 #define MSTATUS_UXL         0x0000000300000000
 #define MSTATUS_SXL         0x0000000C00000000
+#define MSTATUS_SBE         0x0000001000000000
+#define MSTATUS_MBE         0x0000002000000000
 #define MSTATUS_GVA         0x0000004000000000
 #define MSTATUS_MPV         0x0000008000000000
 #define MSTATUS64_SD        0x8000000000000000
 
+#define MSTATUSH_SBE        0x00000010
+#define MSTATUSH_MBE        0x00000020
+#define MSTATUSH_GVA        0x00000040
+#define MSTATUSH_MPV        0x00000080
+
 #define SSTATUS_UIE         0x00000001
 #define SSTATUS_SIE         0x00000002
 #define SSTATUS_UPIE        0x00000010
 #define SSTATUS_SPIE        0x00000020
+#define SSTATUS_UBE         0x00000040
 #define SSTATUS_SPP         0x00000100
 #define SSTATUS_VS          0x00000600
 #define SSTATUS_FS          0x00006000
@@ -48,10 +56,6 @@
 #define SSTATUS_UXL         0x0000000300000000
 #define SSTATUS64_SD        0x8000000000000000
 
-#define SSTATUS_VS_MASK     (SSTATUS_SIE | SSTATUS_SPIE | \
-							 SSTATUS_SPP | SSTATUS_SUM | \
-							 SSTATUS_MXR | SSTATUS_UXL)
-
 #define HSTATUS_VSXL        0x300000000
 #define HSTATUS_VTSR        0x00400000
 #define HSTATUS_VTW         0x00200000
@@ -205,12 +209,6 @@
 #define IRQ_COP      12
 #define IRQ_HOST     13
 
-#define DEFAULT_RSTVEC     0x00001000
-#define CLINT_BASE         0x02000000
-#define CLINT_SIZE         0x000c0000
-#define EXT_IO_BASE        0x40000000
-#define DRAM_BASE          0x80000000
-
 /* page table entry (PTE) fields */
 #define PTE_V     0x001 /* Valid */
 #define PTE_R     0x002 /* Read */
@@ -221,6 +219,10 @@
 #define PTE_A     0x040 /* Accessed */
 #define PTE_D     0x080 /* Dirty */
 #define PTE_SOFT  0x300 /* Reserved for Software */
+#define PTE_RSVD  0x1FC0000000000000 /* Reserved for future standard use */
+#define PTE_PBMT  0x6000000000000000 /* Svpbmt: Page-based memory types */
+#define PTE_N     0x8000000000000000 /* Svnapot: NAPOT translation contiguity */
+#define PTE_ATTR  0xFFC0000000000000 /* All attributes and reserved bits */
 
 #define PTE_PPN_SHIFT 10
 
@@ -347,18 +349,12 @@
 #define MASK_AUIPC  0x7f
 #define MATCH_ADDI 0x13
 #define MASK_ADDI  0x707f
-#define MATCH_SLLI 0x1013
-#define MASK_SLLI  0xfc00707f
 #define MATCH_SLTI 0x2013
 #define MASK_SLTI  0x707f
 #define MATCH_SLTIU 0x3013
 #define MASK_SLTIU  0x707f
 #define MATCH_XORI 0x4013
 #define MASK_XORI  0x707f
-#define MATCH_SRLI 0x5013
-#define MASK_SRLI  0xfc00707f
-#define MATCH_SRAI 0x40005013
-#define MASK_SRAI  0xfc00707f
 #define MATCH_ORI 0x6013
 #define MASK_ORI  0x707f
 #define MATCH_ANDI 0x7013
@@ -427,6 +423,12 @@
 #define MASK_LWU  0x707f
 #define MATCH_SD 0x3023
 #define MASK_SD  0x707f
+#define MATCH_SLLI 0x1013
+#define MASK_SLLI  0xfc00707f
+#define MATCH_SRLI 0x5013
+#define MASK_SRLI  0xfc00707f
+#define MATCH_SRAI 0x40005013
+#define MASK_SRAI  0xfc00707f
 #define MATCH_MUL 0x2000033
 #define MASK_MUL  0xfe00707f
 #define MATCH_MULH 0x2001033
@@ -715,12 +717,216 @@
 #define MASK_FCVT_Q_L  0xfff0007f
 #define MATCH_FCVT_Q_LU 0xd6300053
 #define MASK_FCVT_Q_LU  0xfff0007f
+#define MATCH_ANDN 0x40007033
+#define MASK_ANDN  0xfe00707f
+#define MATCH_ORN 0x40006033
+#define MASK_ORN  0xfe00707f
+#define MATCH_XNOR 0x40004033
+#define MASK_XNOR  0xfe00707f
+#define MATCH_SLO 0x20001033
+#define MASK_SLO  0xfe00707f
+#define MATCH_SRO 0x20005033
+#define MASK_SRO  0xfe00707f
+#define MATCH_ROL 0x60001033
+#define MASK_ROL  0xfe00707f
+#define MATCH_ROR 0x60005033
+#define MASK_ROR  0xfe00707f
+#define MATCH_BCLR 0x48001033
+#define MASK_BCLR  0xfe00707f
+#define MATCH_BSET 0x28001033
+#define MASK_BSET  0xfe00707f
+#define MATCH_BINV 0x68001033
+#define MASK_BINV  0xfe00707f
+#define MATCH_BEXT 0x48005033
+#define MASK_BEXT  0xfe00707f
+#define MATCH_GORC 0x28005033
+#define MASK_GORC  0xfe00707f
+#define MATCH_GREV 0x68005033
+#define MASK_GREV  0xfe00707f
+#define MATCH_SLOI 0x20001013
+#define MASK_SLOI  0xfc00707f
+#define MATCH_SROI 0x20005013
+#define MASK_SROI  0xfc00707f
+#define MATCH_RORI 0x60005013
+#define MASK_RORI  0xfc00707f
+#define MATCH_BCLRI 0x48001013
+#define MASK_BCLRI  0xfc00707f
+#define MATCH_BSETI 0x28001013
+#define MASK_BSETI  0xfc00707f
+#define MATCH_BINVI 0x68001013
+#define MASK_BINVI  0xfc00707f
+#define MATCH_BEXTI 0x48005013
+#define MASK_BEXTI  0xfc00707f
+#define MATCH_GORCI 0x28005013
+#define MASK_GORCI  0xfc00707f
+#define MATCH_GREVI 0x68005013
+#define MASK_GREVI  0xfc00707f
+#define MATCH_CMIX 0x6001033
+#define MASK_CMIX  0x600707f
+#define MATCH_CMOV 0x6005033
+#define MASK_CMOV  0x600707f
+#define MATCH_FSL 0x4001033
+#define MASK_FSL  0x600707f
+#define MATCH_FSR 0x4005033
+#define MASK_FSR  0x600707f
+#define MATCH_FSRI 0x4005013
+#define MASK_FSRI  0x400707f
+#define MATCH_CLZ 0x60001013
+#define MASK_CLZ  0xfff0707f
+#define MATCH_CTZ 0x60101013
+#define MASK_CTZ  0xfff0707f
+#define MATCH_CPOP 0x60201013
+#define MASK_CPOP  0xfff0707f
+#define MATCH_SEXT_B 0x60401013
+#define MASK_SEXT_B  0xfff0707f
+#define MATCH_SEXT_H 0x60501013
+#define MASK_SEXT_H  0xfff0707f
+#define MATCH_CRC32_B 0x61001013
+#define MASK_CRC32_B  0xfff0707f
+#define MATCH_CRC32_H 0x61101013
+#define MASK_CRC32_H  0xfff0707f
+#define MATCH_CRC32_W 0x61201013
+#define MASK_CRC32_W  0xfff0707f
+#define MATCH_CRC32C_B 0x61801013
+#define MASK_CRC32C_B  0xfff0707f
+#define MATCH_CRC32C_H 0x61901013
+#define MASK_CRC32C_H  0xfff0707f
+#define MATCH_CRC32C_W 0x61a01013
+#define MASK_CRC32C_W  0xfff0707f
+#define MATCH_SH1ADD 0x20002033
+#define MASK_SH1ADD  0xfe00707f
+#define MATCH_SH2ADD 0x20004033
+#define MASK_SH2ADD  0xfe00707f
+#define MATCH_SH3ADD 0x20006033
+#define MASK_SH3ADD  0xfe00707f
+#define MATCH_CLMUL 0xa001033
+#define MASK_CLMUL  0xfe00707f
+#define MATCH_CLMULR 0xa002033
+#define MASK_CLMULR  0xfe00707f
+#define MATCH_CLMULH 0xa003033
+#define MASK_CLMULH  0xfe00707f
+#define MATCH_MIN 0xa004033
+#define MASK_MIN  0xfe00707f
+#define MATCH_MINU 0xa005033
+#define MASK_MINU  0xfe00707f
+#define MATCH_MAX 0xa006033
+#define MASK_MAX  0xfe00707f
+#define MATCH_MAXU 0xa007033
+#define MASK_MAXU  0xfe00707f
+#define MATCH_SHFL 0x8001033
+#define MASK_SHFL  0xfe00707f
+#define MATCH_UNSHFL 0x8005033
+#define MASK_UNSHFL  0xfe00707f
+#define MATCH_BCOMPRESS 0x8006033
+#define MASK_BCOMPRESS  0xfe00707f
+#define MATCH_BDECOMPRESS 0x48006033
+#define MASK_BDECOMPRESS  0xfe00707f
+#define MATCH_PACK 0x8004033
+#define MASK_PACK  0xfe00707f
+#define MATCH_PACKU 0x48004033
+#define MASK_PACKU  0xfe00707f
+#define MATCH_PACKH 0x8007033
+#define MASK_PACKH  0xfe00707f
+#define MATCH_BFP 0x48007033
+#define MASK_BFP  0xfe00707f
+#define MATCH_SHFLI 0x8001013
+#define MASK_SHFLI  0xfe00707f
+#define MATCH_UNSHFLI 0x8005013
+#define MASK_UNSHFLI  0xfe00707f
+#define MATCH_XPERM4 0x28002033
+#define MASK_XPERM4  0xfe00707f
+#define MATCH_XPERM8 0x28004033
+#define MASK_XPERM8  0xfe00707f
+#define MATCH_XPERM16 0x28006033
+#define MASK_XPERM16  0xfe00707f
+#define MATCH_BMATFLIP 0x60301013
+#define MASK_BMATFLIP  0xfff0707f
+#define MATCH_CRC32_D 0x61301013
+#define MASK_CRC32_D  0xfff0707f
+#define MATCH_CRC32C_D 0x61b01013
+#define MASK_CRC32C_D  0xfff0707f
+#define MATCH_BMATOR 0x8003033
+#define MASK_BMATOR  0xfe00707f
+#define MATCH_BMATXOR 0x48003033
+#define MASK_BMATXOR  0xfe00707f
+#define MATCH_SLLI_UW 0x800101b
+#define MASK_SLLI_UW  0xfc00707f
+#define MATCH_ADD_UW 0x800003b
+#define MASK_ADD_UW  0xfe00707f
+#define MATCH_SLOW 0x2000103b
+#define MASK_SLOW  0xfe00707f
+#define MATCH_SROW 0x2000503b
+#define MASK_SROW  0xfe00707f
+#define MATCH_ROLW 0x6000103b
+#define MASK_ROLW  0xfe00707f
+#define MATCH_RORW 0x6000503b
+#define MASK_RORW  0xfe00707f
+#define MATCH_SBCLRW 0x4800103b
+#define MASK_SBCLRW  0xfe00707f
+#define MATCH_SBSETW 0x2800103b
+#define MASK_SBSETW  0xfe00707f
+#define MATCH_SBINVW 0x6800103b
+#define MASK_SBINVW  0xfe00707f
+#define MATCH_SBEXTW 0x4800503b
+#define MASK_SBEXTW  0xfe00707f
+#define MATCH_GORCW 0x2800503b
+#define MASK_GORCW  0xfe00707f
+#define MATCH_GREVW 0x6800503b
+#define MASK_GREVW  0xfe00707f
+#define MATCH_SLOIW 0x2000101b
+#define MASK_SLOIW  0xfe00707f
+#define MATCH_SROIW 0x2000501b
+#define MASK_SROIW  0xfe00707f
+#define MATCH_RORIW 0x6000501b
+#define MASK_RORIW  0xfe00707f
+#define MATCH_SBCLRIW 0x4800101b
+#define MASK_SBCLRIW  0xfe00707f
+#define MATCH_SBSETIW 0x2800101b
+#define MASK_SBSETIW  0xfe00707f
+#define MATCH_SBINVIW 0x6800101b
+#define MASK_SBINVIW  0xfe00707f
+#define MATCH_GORCIW 0x2800501b
+#define MASK_GORCIW  0xfe00707f
+#define MATCH_GREVIW 0x6800501b
+#define MASK_GREVIW  0xfe00707f
+#define MATCH_FSLW 0x400103b
+#define MASK_FSLW  0x600707f
+#define MATCH_FSRW 0x400503b
+#define MASK_FSRW  0x600707f
+#define MATCH_FSRIW 0x400501b
+#define MASK_FSRIW  0x600707f
+#define MATCH_CLZW 0x6000101b
+#define MASK_CLZW  0xfff0707f
+#define MATCH_CTZW 0x6010101b
+#define MASK_CTZW  0xfff0707f
+#define MATCH_CPOPW 0x6020101b
+#define MASK_CPOPW  0xfff0707f
+#define MATCH_SH1ADD_UW 0x2000203b
+#define MASK_SH1ADD_UW  0xfe00707f
+#define MATCH_SH2ADD_UW 0x2000403b
+#define MASK_SH2ADD_UW  0xfe00707f
+#define MATCH_SH3ADD_UW 0x2000603b
+#define MASK_SH3ADD_UW  0xfe00707f
+#define MATCH_SHFLW 0x800103b
+#define MASK_SHFLW  0xfe00707f
+#define MATCH_UNSHFLW 0x800503b
+#define MASK_UNSHFLW  0xfe00707f
+#define MATCH_BCOMPRESSW 0x800603b
+#define MASK_BCOMPRESSW  0xfe00707f
+#define MATCH_BDECOMPRESSW 0x4800603b
+#define MASK_BDECOMPRESSW  0xfe00707f
+#define MATCH_PACKW 0x800403b
+#define MASK_PACKW  0xfe00707f
+#define MATCH_PACKUW 0x4800403b
+#define MASK_PACKUW  0xfe00707f
+#define MATCH_BFPW 0x4800703b
+#define MASK_BFPW  0xfe00707f
+#define MATCH_XPERM32 0x28000033
+#define MASK_XPERM32  0xfe00707f
 #define MATCH_ECALL 0x73
 #define MASK_ECALL  0xffffffff
 #define MATCH_EBREAK 0x100073
 #define MASK_EBREAK  0xffffffff
-#define MATCH_URET 0x200073
-#define MASK_URET  0xffffffff
 #define MATCH_SRET 0x10200073
 #define MASK_SRET  0xffffffff
 #define MATCH_MRET 0x30200073
@@ -743,6 +949,146 @@
 #define MASK_CSRRSI  0x707f
 #define MATCH_CSRRCI 0x7073
 #define MASK_CSRRCI  0x707f
+#define MATCH_SINVAL_VMA 0x16000073
+#define MASK_SINVAL_VMA  0xfe007fff
+#define MATCH_SFENCE_W_INVAL 0x18000073
+#define MASK_SFENCE_W_INVAL  0xffffffff
+#define MATCH_SFENCE_INVAL_IR 0x18100073
+#define MASK_SFENCE_INVAL_IR  0xffffffff
+#define MATCH_HINVAL_VVMA 0x36000073
+#define MASK_HINVAL_VVMA  0xfe007fff
+#define MATCH_HINVAL_GVMA 0x76000073
+#define MASK_HINVAL_GVMA  0xfe007fff
+#define MATCH_FADD_H 0x4000053
+#define MASK_FADD_H  0xfe00007f
+#define MATCH_FSUB_H 0xc000053
+#define MASK_FSUB_H  0xfe00007f
+#define MATCH_FMUL_H 0x14000053
+#define MASK_FMUL_H  0xfe00007f
+#define MATCH_FDIV_H 0x1c000053
+#define MASK_FDIV_H  0xfe00007f
+#define MATCH_FSGNJ_H 0x24000053
+#define MASK_FSGNJ_H  0xfe00707f
+#define MATCH_FSGNJN_H 0x24001053
+#define MASK_FSGNJN_H  0xfe00707f
+#define MATCH_FSGNJX_H 0x24002053
+#define MASK_FSGNJX_H  0xfe00707f
+#define MATCH_FMIN_H 0x2c000053
+#define MASK_FMIN_H  0xfe00707f
+#define MATCH_FMAX_H 0x2c001053
+#define MASK_FMAX_H  0xfe00707f
+#define MATCH_FCVT_H_S 0x44000053
+#define MASK_FCVT_H_S  0xfff0007f
+#define MATCH_FCVT_S_H 0x40200053
+#define MASK_FCVT_S_H  0xfff0007f
+#define MATCH_FSQRT_H 0x5c000053
+#define MASK_FSQRT_H  0xfff0007f
+#define MATCH_FLE_H 0xa4000053
+#define MASK_FLE_H  0xfe00707f
+#define MATCH_FLT_H 0xa4001053
+#define MASK_FLT_H  0xfe00707f
+#define MATCH_FEQ_H 0xa4002053
+#define MASK_FEQ_H  0xfe00707f
+#define MATCH_FCVT_W_H 0xc4000053
+#define MASK_FCVT_W_H  0xfff0007f
+#define MATCH_FCVT_WU_H 0xc4100053
+#define MASK_FCVT_WU_H  0xfff0007f
+#define MATCH_FMV_X_H 0xe4000053
+#define MASK_FMV_X_H  0xfff0707f
+#define MATCH_FCLASS_H 0xe4001053
+#define MASK_FCLASS_H  0xfff0707f
+#define MATCH_FCVT_H_W 0xd4000053
+#define MASK_FCVT_H_W  0xfff0007f
+#define MATCH_FCVT_H_WU 0xd4100053
+#define MASK_FCVT_H_WU  0xfff0007f
+#define MATCH_FMV_H_X 0xf4000053
+#define MASK_FMV_H_X  0xfff0707f
+#define MATCH_FLH 0x1007
+#define MASK_FLH  0x707f
+#define MATCH_FSH 0x1027
+#define MASK_FSH  0x707f
+#define MATCH_FMADD_H 0x4000043
+#define MASK_FMADD_H  0x600007f
+#define MATCH_FMSUB_H 0x4000047
+#define MASK_FMSUB_H  0x600007f
+#define MATCH_FNMSUB_H 0x400004b
+#define MASK_FNMSUB_H  0x600007f
+#define MATCH_FNMADD_H 0x400004f
+#define MASK_FNMADD_H  0x600007f
+#define MATCH_FCVT_H_D 0x44100053
+#define MASK_FCVT_H_D  0xfff0007f
+#define MATCH_FCVT_D_H 0x42200053
+#define MASK_FCVT_D_H  0xfff0007f
+#define MATCH_FCVT_H_Q 0x44300053
+#define MASK_FCVT_H_Q  0xfff0007f
+#define MATCH_FCVT_Q_H 0x46200053
+#define MASK_FCVT_Q_H  0xfff0007f
+#define MATCH_FCVT_L_H 0xc4200053
+#define MASK_FCVT_L_H  0xfff0007f
+#define MATCH_FCVT_LU_H 0xc4300053
+#define MASK_FCVT_LU_H  0xfff0007f
+#define MATCH_FCVT_H_L 0xd4200053
+#define MASK_FCVT_H_L  0xfff0007f
+#define MATCH_FCVT_H_LU 0xd4300053
+#define MASK_FCVT_H_LU  0xfff0007f
+#define MATCH_SM4ED 0x30000033
+#define MASK_SM4ED  0x3e00707f
+#define MATCH_SM4KS 0x34000033
+#define MASK_SM4KS  0x3e00707f
+#define MATCH_SM3P0 0x10801013
+#define MASK_SM3P0  0xfff0707f
+#define MATCH_SM3P1 0x10901013
+#define MASK_SM3P1  0xfff0707f
+#define MATCH_SHA256SUM0 0x10001013
+#define MASK_SHA256SUM0  0xfff0707f
+#define MATCH_SHA256SUM1 0x10101013
+#define MASK_SHA256SUM1  0xfff0707f
+#define MATCH_SHA256SIG0 0x10201013
+#define MASK_SHA256SIG0  0xfff0707f
+#define MATCH_SHA256SIG1 0x10301013
+#define MASK_SHA256SIG1  0xfff0707f
+#define MATCH_AES32ESMI 0x26000033
+#define MASK_AES32ESMI  0x3e00707f
+#define MATCH_AES32ESI 0x22000033
+#define MASK_AES32ESI  0x3e00707f
+#define MATCH_AES32DSMI 0x2e000033
+#define MASK_AES32DSMI  0x3e00707f
+#define MATCH_AES32DSI 0x2a000033
+#define MASK_AES32DSI  0x3e00707f
+#define MATCH_SHA512SUM0R 0x50000033
+#define MASK_SHA512SUM0R  0xfe00707f
+#define MATCH_SHA512SUM1R 0x52000033
+#define MASK_SHA512SUM1R  0xfe00707f
+#define MATCH_SHA512SIG0L 0x54000033
+#define MASK_SHA512SIG0L  0xfe00707f
+#define MATCH_SHA512SIG0H 0x5c000033
+#define MASK_SHA512SIG0H  0xfe00707f
+#define MATCH_SHA512SIG1L 0x56000033
+#define MASK_SHA512SIG1L  0xfe00707f
+#define MATCH_SHA512SIG1H 0x5e000033
+#define MASK_SHA512SIG1H  0xfe00707f
+#define MATCH_AES64KS1I 0x31001013
+#define MASK_AES64KS1I  0xff00707f
+#define MATCH_AES64IM 0x30001013
+#define MASK_AES64IM  0xfff0707f
+#define MATCH_AES64KS2 0x7e000033
+#define MASK_AES64KS2  0xfe00707f
+#define MATCH_AES64ESM 0x36000033
+#define MASK_AES64ESM  0xfe00707f
+#define MATCH_AES64ES 0x32000033
+#define MASK_AES64ES  0xfe00707f
+#define MATCH_AES64DSM 0x3e000033
+#define MASK_AES64DSM  0xfe00707f
+#define MATCH_AES64DS 0x3a000033
+#define MASK_AES64DS  0xfe00707f
+#define MATCH_SHA512SUM0 0x10401013
+#define MASK_SHA512SUM0  0xfff0707f
+#define MATCH_SHA512SUM1 0x10501013
+#define MASK_SHA512SUM1  0xfff0707f
+#define MATCH_SHA512SIG0 0x10601013
+#define MASK_SHA512SIG0  0xfff0707f
+#define MATCH_SHA512SIG1 0x10701013
+#define MASK_SHA512SIG1  0xfff0707f
 #define MATCH_C_NOP 0x1
 #define MASK_C_NOP  0xffff
 #define MATCH_C_ADDI16SP 0x6101
@@ -881,10 +1227,16 @@
 #define MASK_CUSTOM3_RD_RS1  0x707f
 #define MATCH_CUSTOM3_RD_RS1_RS2 0x707b
 #define MASK_CUSTOM3_RD_RS1_RS2  0x707f
+#define MATCH_VSETIVLI 0xc0007057
+#define MASK_VSETIVLI  0xc000707f
 #define MATCH_VSETVLI 0x7057
 #define MASK_VSETVLI  0x8000707f
 #define MATCH_VSETVL 0x80007057
 #define MASK_VSETVL  0xfe00707f
+#define MATCH_VLM_V 0x2b00007
+#define MASK_VLM_V  0xfff0707f
+#define MATCH_VSM_V 0x2b00027
+#define MASK_VSM_V  0xfff0707f
 #define MATCH_VLE8_V 0x7
 #define MASK_VLE8_V  0x1df0707f
 #define MATCH_VLE16_V 0x5007
@@ -917,6 +1269,38 @@
 #define MASK_VSE512_V  0x1df0707f
 #define MATCH_VSE1024_V 0x10007027
 #define MASK_VSE1024_V  0x1df0707f
+#define MATCH_VLUXEI8_V 0x4000007
+#define MASK_VLUXEI8_V  0x1c00707f
+#define MATCH_VLUXEI16_V 0x4005007
+#define MASK_VLUXEI16_V  0x1c00707f
+#define MATCH_VLUXEI32_V 0x4006007
+#define MASK_VLUXEI32_V  0x1c00707f
+#define MATCH_VLUXEI64_V 0x4007007
+#define MASK_VLUXEI64_V  0x1c00707f
+#define MATCH_VLUXEI128_V 0x14000007
+#define MASK_VLUXEI128_V  0x1c00707f
+#define MATCH_VLUXEI256_V 0x14005007
+#define MASK_VLUXEI256_V  0x1c00707f
+#define MATCH_VLUXEI512_V 0x14006007
+#define MASK_VLUXEI512_V  0x1c00707f
+#define MATCH_VLUXEI1024_V 0x14007007
+#define MASK_VLUXEI1024_V  0x1c00707f
+#define MATCH_VSUXEI8_V 0x4000027
+#define MASK_VSUXEI8_V  0x1c00707f
+#define MATCH_VSUXEI16_V 0x4005027
+#define MASK_VSUXEI16_V  0x1c00707f
+#define MATCH_VSUXEI32_V 0x4006027
+#define MASK_VSUXEI32_V  0x1c00707f
+#define MATCH_VSUXEI64_V 0x4007027
+#define MASK_VSUXEI64_V  0x1c00707f
+#define MATCH_VSUXEI128_V 0x14000027
+#define MASK_VSUXEI128_V  0x1c00707f
+#define MATCH_VSUXEI256_V 0x14005027
+#define MASK_VSUXEI256_V  0x1c00707f
+#define MATCH_VSUXEI512_V 0x14006027
+#define MASK_VSUXEI512_V  0x1c00707f
+#define MATCH_VSUXEI1024_V 0x14007027
+#define MASK_VSUXEI1024_V  0x1c00707f
 #define MATCH_VLSE8_V 0x8000007
 #define MASK_VLSE8_V  0x1c00707f
 #define MATCH_VLSE16_V 0x8005007
@@ -949,54 +1333,38 @@
 #define MASK_VSSE512_V  0x1c00707f
 #define MATCH_VSSE1024_V 0x18007027
 #define MASK_VSSE1024_V  0x1c00707f
-#define MATCH_VLXEI8_V 0xc000007
-#define MASK_VLXEI8_V  0x1c00707f
-#define MATCH_VLXEI16_V 0xc005007
-#define MASK_VLXEI16_V  0x1c00707f
-#define MATCH_VLXEI32_V 0xc006007
-#define MASK_VLXEI32_V  0x1c00707f
-#define MATCH_VLXEI64_V 0xc007007
-#define MASK_VLXEI64_V  0x1c00707f
-#define MATCH_VLXEI128_V 0x1c000007
-#define MASK_VLXEI128_V  0x1c00707f
-#define MATCH_VLXEI256_V 0x1c005007
-#define MASK_VLXEI256_V  0x1c00707f
-#define MATCH_VLXEI512_V 0x1c006007
-#define MASK_VLXEI512_V  0x1c00707f
-#define MATCH_VLXEI1024_V 0x1c007007
-#define MASK_VLXEI1024_V  0x1c00707f
-#define MATCH_VSXEI8_V 0xc000027
-#define MASK_VSXEI8_V  0x1c00707f
-#define MATCH_VSXEI16_V 0xc005027
-#define MASK_VSXEI16_V  0x1c00707f
-#define MATCH_VSXEI32_V 0xc006027
-#define MASK_VSXEI32_V  0x1c00707f
-#define MATCH_VSXEI64_V 0xc007027
-#define MASK_VSXEI64_V  0x1c00707f
-#define MATCH_VSXEI128_V 0x1c000027
-#define MASK_VSXEI128_V  0x1c00707f
-#define MATCH_VSXEI256_V 0x1c005027
-#define MASK_VSXEI256_V  0x1c00707f
-#define MATCH_VSXEI512_V 0x1c006027
-#define MASK_VSXEI512_V  0x1c00707f
-#define MATCH_VSXEI1024_V 0x1c007027
-#define MASK_VSXEI1024_V  0x1c00707f
-#define MATCH_VSUXEI8_V 0x4000027
-#define MASK_VSUXEI8_V  0x1c00707f
-#define MATCH_VSUXEI16_V 0x4005027
-#define MASK_VSUXEI16_V  0x1c00707f
-#define MATCH_VSUXEI32_V 0x4006027
-#define MASK_VSUXEI32_V  0x1c00707f
-#define MATCH_VSUXEI64_V 0x4007027
-#define MASK_VSUXEI64_V  0x1c00707f
-#define MATCH_VSUXEI128_V 0x14000027
-#define MASK_VSUXEI128_V  0x1c00707f
-#define MATCH_VSUXEI256_V 0x14005027
-#define MASK_VSUXEI256_V  0x1c00707f
-#define MATCH_VSUXEI512_V 0x14006027
-#define MASK_VSUXEI512_V  0x1c00707f
-#define MATCH_VSUXEI1024_V 0x14007027
-#define MASK_VSUXEI1024_V  0x1c00707f
+#define MATCH_VLOXEI8_V 0xc000007
+#define MASK_VLOXEI8_V  0x1c00707f
+#define MATCH_VLOXEI16_V 0xc005007
+#define MASK_VLOXEI16_V  0x1c00707f
+#define MATCH_VLOXEI32_V 0xc006007
+#define MASK_VLOXEI32_V  0x1c00707f
+#define MATCH_VLOXEI64_V 0xc007007
+#define MASK_VLOXEI64_V  0x1c00707f
+#define MATCH_VLOXEI128_V 0x1c000007
+#define MASK_VLOXEI128_V  0x1c00707f
+#define MATCH_VLOXEI256_V 0x1c005007
+#define MASK_VLOXEI256_V  0x1c00707f
+#define MATCH_VLOXEI512_V 0x1c006007
+#define MASK_VLOXEI512_V  0x1c00707f
+#define MATCH_VLOXEI1024_V 0x1c007007
+#define MASK_VLOXEI1024_V  0x1c00707f
+#define MATCH_VSOXEI8_V 0xc000027
+#define MASK_VSOXEI8_V  0x1c00707f
+#define MATCH_VSOXEI16_V 0xc005027
+#define MASK_VSOXEI16_V  0x1c00707f
+#define MATCH_VSOXEI32_V 0xc006027
+#define MASK_VSOXEI32_V  0x1c00707f
+#define MATCH_VSOXEI64_V 0xc007027
+#define MASK_VSOXEI64_V  0x1c00707f
+#define MATCH_VSOXEI128_V 0x1c000027
+#define MASK_VSOXEI128_V  0x1c00707f
+#define MATCH_VSOXEI256_V 0x1c005027
+#define MASK_VSOXEI256_V  0x1c00707f
+#define MATCH_VSOXEI512_V 0x1c006027
+#define MASK_VSOXEI512_V  0x1c00707f
+#define MATCH_VSOXEI1024_V 0x1c007027
+#define MASK_VSOXEI1024_V  0x1c00707f
 #define MATCH_VLE8FF_V 0x1000007
 #define MASK_VLE8FF_V  0x1df0707f
 #define MATCH_VLE16FF_V 0x1005007
@@ -1133,8 +1501,8 @@
 #define MASK_VFWNMSAC_VF  0xfc00707f
 #define MATCH_VFADD_VV 0x1057
 #define MASK_VFADD_VV  0xfc00707f
-#define MATCH_VFREDSUM_VS 0x4001057
-#define MASK_VFREDSUM_VS  0xfc00707f
+#define MATCH_VFREDUSUM_VS 0x4001057
+#define MASK_VFREDUSUM_VS  0xfc00707f
 #define MATCH_VFSUB_VV 0x8001057
 #define MASK_VFSUB_VV  0xfc00707f
 #define MATCH_VFREDOSUM_VS 0xc001057
@@ -1227,12 +1595,16 @@
 #define MASK_VFNCVT_RTZ_X_F_W  0xfc0ff07f
 #define MATCH_VFSQRT_V 0x4c001057
 #define MASK_VFSQRT_V  0xfc0ff07f
+#define MATCH_VFRSQRT7_V 0x4c021057
+#define MASK_VFRSQRT7_V  0xfc0ff07f
+#define MATCH_VFREC7_V 0x4c029057
+#define MASK_VFREC7_V  0xfc0ff07f
 #define MATCH_VFCLASS_V 0x4c081057
 #define MASK_VFCLASS_V  0xfc0ff07f
 #define MATCH_VFWADD_VV 0xc0001057
 #define MASK_VFWADD_VV  0xfc00707f
-#define MATCH_VFWREDSUM_VS 0xc4001057
-#define MASK_VFWREDSUM_VS  0xfc00707f
+#define MATCH_VFWREDUSUM_VS 0xc4001057
+#define MASK_VFWREDUSUM_VS  0xfc00707f
 #define MATCH_VFWSUB_VV 0xc8001057
 #define MASK_VFWSUB_VV  0xfc00707f
 #define MATCH_VFWREDOSUM_VS 0xcc001057
@@ -1243,8 +1615,6 @@
 #define MASK_VFWSUB_WV  0xfc00707f
 #define MATCH_VFWMUL_VV 0xe0001057
 #define MASK_VFWMUL_VV  0xfc00707f
-#define MATCH_VFDOT_VV 0xe4001057
-#define MASK_VFDOT_VV  0xfc00707f
 #define MATCH_VFWMACC_VV 0xf0001057
 #define MASK_VFWMACC_VV  0xfc00707f
 #define MATCH_VFWNMACC_VV 0xf4001057
@@ -1282,11 +1652,15 @@
 #define MATCH_VADC_VXM 0x40004057
 #define MASK_VADC_VXM  0xfe00707f
 #define MATCH_VMADC_VXM 0x44004057
-#define MASK_VMADC_VXM  0xfc00707f
+#define MASK_VMADC_VXM  0xfe00707f
+#define MATCH_VMADC_VX 0x46004057
+#define MASK_VMADC_VX  0xfe00707f
 #define MATCH_VSBC_VXM 0x48004057
 #define MASK_VSBC_VXM  0xfe00707f
 #define MATCH_VMSBC_VXM 0x4c004057
-#define MASK_VMSBC_VXM  0xfc00707f
+#define MASK_VMSBC_VXM  0xfe00707f
+#define MATCH_VMSBC_VX 0x4e004057
+#define MASK_VMSBC_VX  0xfe00707f
 #define MATCH_VMERGE_VXM 0x5c004057
 #define MASK_VMERGE_VXM  0xfe00707f
 #define MATCH_VMV_V_X 0x5e004057
@@ -1335,14 +1709,6 @@
 #define MASK_VNCLIPU_WX  0xfc00707f
 #define MATCH_VNCLIP_WX 0xbc004057
 #define MASK_VNCLIP_WX  0xfc00707f
-#define MATCH_VQMACCU_VX 0xf0004057
-#define MASK_VQMACCU_VX  0xfc00707f
-#define MATCH_VQMACC_VX 0xf4004057
-#define MASK_VQMACC_VX  0xfc00707f
-#define MATCH_VQMACCUS_VX 0xf8004057
-#define MASK_VQMACCUS_VX  0xfc00707f
-#define MATCH_VQMACCSU_VX 0xfc004057
-#define MASK_VQMACCSU_VX  0xfc00707f
 #define MATCH_VADD_VV 0x57
 #define MASK_VADD_VV  0xfc00707f
 #define MATCH_VSUB_VV 0x8000057
@@ -1368,11 +1734,15 @@
 #define MATCH_VADC_VVM 0x40000057
 #define MASK_VADC_VVM  0xfe00707f
 #define MATCH_VMADC_VVM 0x44000057
-#define MASK_VMADC_VVM  0xfc00707f
+#define MASK_VMADC_VVM  0xfe00707f
+#define MATCH_VMADC_VV 0x46000057
+#define MASK_VMADC_VV  0xfe00707f
 #define MATCH_VSBC_VVM 0x48000057
 #define MASK_VSBC_VVM  0xfe00707f
 #define MATCH_VMSBC_VVM 0x4c000057
-#define MASK_VMSBC_VVM  0xfc00707f
+#define MASK_VMSBC_VVM  0xfe00707f
+#define MATCH_VMSBC_VV 0x4e000057
+#define MASK_VMSBC_VV  0xfe00707f
 #define MATCH_VMERGE_VVM 0x5c000057
 #define MASK_VMERGE_VVM  0xfe00707f
 #define MATCH_VMV_V_V 0x5e000057
@@ -1421,16 +1791,6 @@
 #define MASK_VWREDSUMU_VS  0xfc00707f
 #define MATCH_VWREDSUM_VS 0xc4000057
 #define MASK_VWREDSUM_VS  0xfc00707f
-#define MATCH_VDOTU_VV 0xe0000057
-#define MASK_VDOTU_VV  0xfc00707f
-#define MATCH_VDOT_VV 0xe4000057
-#define MASK_VDOT_VV  0xfc00707f
-#define MATCH_VQMACCU_VV 0xf0000057
-#define MASK_VQMACCU_VV  0xfc00707f
-#define MATCH_VQMACC_VV 0xf4000057
-#define MASK_VQMACC_VV  0xfc00707f
-#define MATCH_VQMACCSU_VV 0xfc000057
-#define MASK_VQMACCSU_VV  0xfc00707f
 #define MATCH_VADD_VI 0x3057
 #define MASK_VADD_VI  0xfc00707f
 #define MATCH_VRSUB_VI 0xc003057
@@ -1450,7 +1810,9 @@
 #define MATCH_VADC_VIM 0x40003057
 #define MASK_VADC_VIM  0xfe00707f
 #define MATCH_VMADC_VIM 0x44003057
-#define MASK_VMADC_VIM  0xfc00707f
+#define MASK_VMADC_VIM  0xfe00707f
+#define MATCH_VMADC_VI 0x46003057
+#define MASK_VMADC_VI  0xfe00707f
 #define MATCH_VMERGE_VIM 0x5c003057
 #define MASK_VMERGE_VIM  0xfe00707f
 #define MATCH_VMV_V_I 0x5e003057
@@ -1563,8 +1925,8 @@
 #define MASK_VIOTA_M  0xfc0ff07f
 #define MATCH_VID_V 0x5008a057
 #define MASK_VID_V  0xfdfff07f
-#define MATCH_VPOPC_M 0x40082057
-#define MASK_VPOPC_M  0xfc0ff07f
+#define MATCH_VCPOP_M 0x40082057
+#define MASK_VCPOP_M  0xfc0ff07f
 #define MATCH_VFIRST_M 0x4008a057
 #define MASK_VFIRST_M  0xfc0ff07f
 #define MATCH_VDIVU_VV 0x80002057
@@ -1759,6 +2121,658 @@
 #define MASK_VAMOMINUEI64_V  0xf800707f
 #define MATCH_VAMOMAXUEI64_V 0xe000702f
 #define MASK_VAMOMAXUEI64_V  0xf800707f
+#define MATCH_ADD8 0x48000077
+#define MASK_ADD8  0xfe00707f
+#define MATCH_ADD16 0x40000077
+#define MASK_ADD16  0xfe00707f
+#define MATCH_ADD64 0xc0001077
+#define MASK_ADD64  0xfe00707f
+#define MATCH_AVE 0xe0000077
+#define MASK_AVE  0xfe00707f
+#define MATCH_BITREV 0xe6000077
+#define MASK_BITREV  0xfe00707f
+#define MATCH_BITREVI 0xe8000077
+#define MASK_BITREVI  0xfc00707f
+#define MATCH_BPICK 0x3077
+#define MASK_BPICK  0x600707f
+#define MATCH_CLRS8 0xae000077
+#define MASK_CLRS8  0xfff0707f
+#define MATCH_CLRS16 0xae800077
+#define MASK_CLRS16  0xfff0707f
+#define MATCH_CLRS32 0xaf800077
+#define MASK_CLRS32  0xfff0707f
+#define MATCH_CLO8 0xae300077
+#define MASK_CLO8  0xfff0707f
+#define MATCH_CLO16 0xaeb00077
+#define MASK_CLO16  0xfff0707f
+#define MATCH_CLO32 0xafb00077
+#define MASK_CLO32  0xfff0707f
+#define MATCH_CLZ8 0xae100077
+#define MASK_CLZ8  0xfff0707f
+#define MATCH_CLZ16 0xae900077
+#define MASK_CLZ16  0xfff0707f
+#define MATCH_CLZ32 0xaf900077
+#define MASK_CLZ32  0xfff0707f
+#define MATCH_CMPEQ8 0x4e000077
+#define MASK_CMPEQ8  0xfe00707f
+#define MATCH_CMPEQ16 0x4c000077
+#define MASK_CMPEQ16  0xfe00707f
+#define MATCH_CRAS16 0x44000077
+#define MASK_CRAS16  0xfe00707f
+#define MATCH_CRSA16 0x46000077
+#define MASK_CRSA16  0xfe00707f
+#define MATCH_INSB 0xac000077
+#define MASK_INSB  0xff80707f
+#define MATCH_KABS8 0xad000077
+#define MASK_KABS8  0xfff0707f
+#define MATCH_KABS16 0xad100077
+#define MASK_KABS16  0xfff0707f
+#define MATCH_KABSW 0xad400077
+#define MASK_KABSW  0xfff0707f
+#define MATCH_KADD8 0x18000077
+#define MASK_KADD8  0xfe00707f
+#define MATCH_KADD16 0x10000077
+#define MASK_KADD16  0xfe00707f
+#define MATCH_KADD64 0x90001077
+#define MASK_KADD64  0xfe00707f
+#define MATCH_KADDH 0x4001077
+#define MASK_KADDH  0xfe00707f
+#define MATCH_KADDW 0x1077
+#define MASK_KADDW  0xfe00707f
+#define MATCH_KCRAS16 0x14000077
+#define MASK_KCRAS16  0xfe00707f
+#define MATCH_KCRSA16 0x16000077
+#define MASK_KCRSA16  0xfe00707f
+#define MATCH_KDMBB 0xa001077
+#define MASK_KDMBB  0xfe00707f
+#define MATCH_KDMBT 0x1a001077
+#define MASK_KDMBT  0xfe00707f
+#define MATCH_KDMTT 0x2a001077
+#define MASK_KDMTT  0xfe00707f
+#define MATCH_KDMABB 0xd2001077
+#define MASK_KDMABB  0xfe00707f
+#define MATCH_KDMABT 0xe2001077
+#define MASK_KDMABT  0xfe00707f
+#define MATCH_KDMATT 0xf2001077
+#define MASK_KDMATT  0xfe00707f
+#define MATCH_KHM8 0x8e000077
+#define MASK_KHM8  0xfe00707f
+#define MATCH_KHMX8 0x9e000077
+#define MASK_KHMX8  0xfe00707f
+#define MATCH_KHM16 0x86000077
+#define MASK_KHM16  0xfe00707f
+#define MATCH_KHMX16 0x96000077
+#define MASK_KHMX16  0xfe00707f
+#define MATCH_KHMBB 0xc001077
+#define MASK_KHMBB  0xfe00707f
+#define MATCH_KHMBT 0x1c001077
+#define MASK_KHMBT  0xfe00707f
+#define MATCH_KHMTT 0x2c001077
+#define MASK_KHMTT  0xfe00707f
+#define MATCH_KMABB 0x5a001077
+#define MASK_KMABB  0xfe00707f
+#define MATCH_KMABT 0x6a001077
+#define MASK_KMABT  0xfe00707f
+#define MATCH_KMATT 0x7a001077
+#define MASK_KMATT  0xfe00707f
+#define MATCH_KMADA 0x48001077
+#define MASK_KMADA  0xfe00707f
+#define MATCH_KMAXDA 0x4a001077
+#define MASK_KMAXDA  0xfe00707f
+#define MATCH_KMADS 0x5c001077
+#define MASK_KMADS  0xfe00707f
+#define MATCH_KMADRS 0x6c001077
+#define MASK_KMADRS  0xfe00707f
+#define MATCH_KMAXDS 0x7c001077
+#define MASK_KMAXDS  0xfe00707f
+#define MATCH_KMAR64 0x94001077
+#define MASK_KMAR64  0xfe00707f
+#define MATCH_KMDA 0x38001077
+#define MASK_KMDA  0xfe00707f
+#define MATCH_KMXDA 0x3a001077
+#define MASK_KMXDA  0xfe00707f
+#define MATCH_KMMAC 0x60001077
+#define MASK_KMMAC  0xfe00707f
+#define MATCH_KMMAC_U 0x70001077
+#define MASK_KMMAC_U  0xfe00707f
+#define MATCH_KMMAWB 0x46001077
+#define MASK_KMMAWB  0xfe00707f
+#define MATCH_KMMAWB_U 0x56001077
+#define MASK_KMMAWB_U  0xfe00707f
+#define MATCH_KMMAWB2 0xce001077
+#define MASK_KMMAWB2  0xfe00707f
+#define MATCH_KMMAWB2_U 0xde001077
+#define MASK_KMMAWB2_U  0xfe00707f
+#define MATCH_KMMAWT 0x66001077
+#define MASK_KMMAWT  0xfe00707f
+#define MATCH_KMMAWT_U 0x76001077
+#define MASK_KMMAWT_U  0xfe00707f
+#define MATCH_KMMAWT2 0xee001077
+#define MASK_KMMAWT2  0xfe00707f
+#define MATCH_KMMAWT2_U 0xfe001077
+#define MASK_KMMAWT2_U  0xfe00707f
+#define MATCH_KMMSB 0x42001077
+#define MASK_KMMSB  0xfe00707f
+#define MATCH_KMMSB_U 0x52001077
+#define MASK_KMMSB_U  0xfe00707f
+#define MATCH_KMMWB2 0x8e001077
+#define MASK_KMMWB2  0xfe00707f
+#define MATCH_KMMWB2_U 0x9e001077
+#define MASK_KMMWB2_U  0xfe00707f
+#define MATCH_KMMWT2 0xae001077
+#define MASK_KMMWT2  0xfe00707f
+#define MATCH_KMMWT2_U 0xbe001077
+#define MASK_KMMWT2_U  0xfe00707f
+#define MATCH_KMSDA 0x4c001077
+#define MASK_KMSDA  0xfe00707f
+#define MATCH_KMSXDA 0x4e001077
+#define MASK_KMSXDA  0xfe00707f
+#define MATCH_KMSR64 0x96001077
+#define MASK_KMSR64  0xfe00707f
+#define MATCH_KSLLW 0x26001077
+#define MASK_KSLLW  0xfe00707f
+#define MATCH_KSLLIW 0x36001077
+#define MASK_KSLLIW  0xfe00707f
+#define MATCH_KSLL8 0x6c000077
+#define MASK_KSLL8  0xfe00707f
+#define MATCH_KSLLI8 0x7c800077
+#define MASK_KSLLI8  0xff80707f
+#define MATCH_KSLL16 0x64000077
+#define MASK_KSLL16  0xfe00707f
+#define MATCH_KSLLI16 0x75000077
+#define MASK_KSLLI16  0xff00707f
+#define MATCH_KSLRA8 0x5e000077
+#define MASK_KSLRA8  0xfe00707f
+#define MATCH_KSLRA8_U 0x6e000077
+#define MASK_KSLRA8_U  0xfe00707f
+#define MATCH_KSLRA16 0x56000077
+#define MASK_KSLRA16  0xfe00707f
+#define MATCH_KSLRA16_U 0x66000077
+#define MASK_KSLRA16_U  0xfe00707f
+#define MATCH_KSLRAW 0x6e001077
+#define MASK_KSLRAW  0xfe00707f
+#define MATCH_KSLRAW_U 0x7e001077
+#define MASK_KSLRAW_U  0xfe00707f
+#define MATCH_KSTAS16 0xc4002077
+#define MASK_KSTAS16  0xfe00707f
+#define MATCH_KSTSA16 0xc6002077
+#define MASK_KSTSA16  0xfe00707f
+#define MATCH_KSUB8 0x1a000077
+#define MASK_KSUB8  0xfe00707f
+#define MATCH_KSUB16 0x12000077
+#define MASK_KSUB16  0xfe00707f
+#define MATCH_KSUB64 0x92001077
+#define MASK_KSUB64  0xfe00707f
+#define MATCH_KSUBH 0x6001077
+#define MASK_KSUBH  0xfe00707f
+#define MATCH_KSUBW 0x2001077
+#define MASK_KSUBW  0xfe00707f
+#define MATCH_KWMMUL 0x62001077
+#define MASK_KWMMUL  0xfe00707f
+#define MATCH_KWMMUL_U 0x72001077
+#define MASK_KWMMUL_U  0xfe00707f
+#define MATCH_MADDR32 0xc4001077
+#define MASK_MADDR32  0xfe00707f
+#define MATCH_MAXW 0xf2000077
+#define MASK_MAXW  0xfe00707f
+#define MATCH_MINW 0xf0000077
+#define MASK_MINW  0xfe00707f
+#define MATCH_MSUBR32 0xc6001077
+#define MASK_MSUBR32  0xfe00707f
+#define MATCH_MULR64 0xf0001077
+#define MASK_MULR64  0xfe00707f
+#define MATCH_MULSR64 0xe0001077
+#define MASK_MULSR64  0xfe00707f
+#define MATCH_PBSAD 0xfc000077
+#define MASK_PBSAD  0xfe00707f
+#define MATCH_PBSADA 0xfe000077
+#define MASK_PBSADA  0xfe00707f
+#define MATCH_PKBB16 0xe001077
+#define MASK_PKBB16  0xfe00707f
+#define MATCH_PKBT16 0x1e001077
+#define MASK_PKBT16  0xfe00707f
+#define MATCH_PKTT16 0x2e001077
+#define MASK_PKTT16  0xfe00707f
+#define MATCH_PKTB16 0x3e001077
+#define MASK_PKTB16  0xfe00707f
+#define MATCH_RADD8 0x8000077
+#define MASK_RADD8  0xfe00707f
+#define MATCH_RADD16 0x77
+#define MASK_RADD16  0xfe00707f
+#define MATCH_RADD64 0x80001077
+#define MASK_RADD64  0xfe00707f
+#define MATCH_RADDW 0x20001077
+#define MASK_RADDW  0xfe00707f
+#define MATCH_RCRAS16 0x4000077
+#define MASK_RCRAS16  0xfe00707f
+#define MATCH_RCRSA16 0x6000077
+#define MASK_RCRSA16  0xfe00707f
+#define MATCH_RSTAS16 0xb4002077
+#define MASK_RSTAS16  0xfe00707f
+#define MATCH_RSTSA16 0xb6002077
+#define MASK_RSTSA16  0xfe00707f
+#define MATCH_RSUB8 0xa000077
+#define MASK_RSUB8  0xfe00707f
+#define MATCH_RSUB16 0x2000077
+#define MASK_RSUB16  0xfe00707f
+#define MATCH_RSUB64 0x82001077
+#define MASK_RSUB64  0xfe00707f
+#define MATCH_RSUBW 0x22001077
+#define MASK_RSUBW  0xfe00707f
+#define MATCH_SCLIP8 0x8c000077
+#define MASK_SCLIP8  0xff80707f
+#define MATCH_SCLIP16 0x84000077
+#define MASK_SCLIP16  0xff00707f
+#define MATCH_SCLIP32 0xe4000077
+#define MASK_SCLIP32  0xfe00707f
+#define MATCH_SCMPLE8 0x1e000077
+#define MASK_SCMPLE8  0xfe00707f
+#define MATCH_SCMPLE16 0x1c000077
+#define MASK_SCMPLE16  0xfe00707f
+#define MATCH_SCMPLT8 0xe000077
+#define MASK_SCMPLT8  0xfe00707f
+#define MATCH_SCMPLT16 0xc000077
+#define MASK_SCMPLT16  0xfe00707f
+#define MATCH_SLL8 0x5c000077
+#define MASK_SLL8  0xfe00707f
+#define MATCH_SLLI8 0x7c000077
+#define MASK_SLLI8  0xff80707f
+#define MATCH_SLL16 0x54000077
+#define MASK_SLL16  0xfe00707f
+#define MATCH_SLLI16 0x74000077
+#define MASK_SLLI16  0xff00707f
+#define MATCH_SMAL 0x5e001077
+#define MASK_SMAL  0xfe00707f
+#define MATCH_SMALBB 0x88001077
+#define MASK_SMALBB  0xfe00707f
+#define MATCH_SMALBT 0x98001077
+#define MASK_SMALBT  0xfe00707f
+#define MATCH_SMALTT 0xa8001077
+#define MASK_SMALTT  0xfe00707f
+#define MATCH_SMALDA 0x8c001077
+#define MASK_SMALDA  0xfe00707f
+#define MATCH_SMALXDA 0x9c001077
+#define MASK_SMALXDA  0xfe00707f
+#define MATCH_SMALDS 0x8a001077
+#define MASK_SMALDS  0xfe00707f
+#define MATCH_SMALDRS 0x9a001077
+#define MASK_SMALDRS  0xfe00707f
+#define MATCH_SMALXDS 0xaa001077
+#define MASK_SMALXDS  0xfe00707f
+#define MATCH_SMAR64 0x84001077
+#define MASK_SMAR64  0xfe00707f
+#define MATCH_SMAQA 0xc8000077
+#define MASK_SMAQA  0xfe00707f
+#define MATCH_SMAQA_SU 0xca000077
+#define MASK_SMAQA_SU  0xfe00707f
+#define MATCH_SMAX8 0x8a000077
+#define MASK_SMAX8  0xfe00707f
+#define MATCH_SMAX16 0x82000077
+#define MASK_SMAX16  0xfe00707f
+#define MATCH_SMBB16 0x8001077
+#define MASK_SMBB16  0xfe00707f
+#define MATCH_SMBT16 0x18001077
+#define MASK_SMBT16  0xfe00707f
+#define MATCH_SMTT16 0x28001077
+#define MASK_SMTT16  0xfe00707f
+#define MATCH_SMDS 0x58001077
+#define MASK_SMDS  0xfe00707f
+#define MATCH_SMDRS 0x68001077
+#define MASK_SMDRS  0xfe00707f
+#define MATCH_SMXDS 0x78001077
+#define MASK_SMXDS  0xfe00707f
+#define MATCH_SMIN8 0x88000077
+#define MASK_SMIN8  0xfe00707f
+#define MATCH_SMIN16 0x80000077
+#define MASK_SMIN16  0xfe00707f
+#define MATCH_SMMUL 0x40001077
+#define MASK_SMMUL  0xfe00707f
+#define MATCH_SMMUL_U 0x50001077
+#define MASK_SMMUL_U  0xfe00707f
+#define MATCH_SMMWB 0x44001077
+#define MASK_SMMWB  0xfe00707f
+#define MATCH_SMMWB_U 0x54001077
+#define MASK_SMMWB_U  0xfe00707f
+#define MATCH_SMMWT 0x64001077
+#define MASK_SMMWT  0xfe00707f
+#define MATCH_SMMWT_U 0x74001077
+#define MASK_SMMWT_U  0xfe00707f
+#define MATCH_SMSLDA 0xac001077
+#define MASK_SMSLDA  0xfe00707f
+#define MATCH_SMSLXDA 0xbc001077
+#define MASK_SMSLXDA  0xfe00707f
+#define MATCH_SMSR64 0x86001077
+#define MASK_SMSR64  0xfe00707f
+#define MATCH_SMUL8 0xa8000077
+#define MASK_SMUL8  0xfe00707f
+#define MATCH_SMULX8 0xaa000077
+#define MASK_SMULX8  0xfe00707f
+#define MATCH_SMUL16 0xa0000077
+#define MASK_SMUL16  0xfe00707f
+#define MATCH_SMULX16 0xa2000077
+#define MASK_SMULX16  0xfe00707f
+#define MATCH_SRA_U 0x24001077
+#define MASK_SRA_U  0xfe00707f
+#define MATCH_SRAI_U 0xd4001077
+#define MASK_SRAI_U  0xfc00707f
+#define MATCH_SRA8 0x58000077
+#define MASK_SRA8  0xfe00707f
+#define MATCH_SRA8_U 0x68000077
+#define MASK_SRA8_U  0xfe00707f
+#define MATCH_SRAI8 0x78000077
+#define MASK_SRAI8  0xff80707f
+#define MATCH_SRAI8_U 0x78800077
+#define MASK_SRAI8_U  0xff80707f
+#define MATCH_SRA16 0x50000077
+#define MASK_SRA16  0xfe00707f
+#define MATCH_SRA16_U 0x60000077
+#define MASK_SRA16_U  0xfe00707f
+#define MATCH_SRAI16 0x70000077
+#define MASK_SRAI16  0xff00707f
+#define MATCH_SRAI16_U 0x71000077
+#define MASK_SRAI16_U  0xff00707f
+#define MATCH_SRL8 0x5a000077
+#define MASK_SRL8  0xfe00707f
+#define MATCH_SRL8_U 0x6a000077
+#define MASK_SRL8_U  0xfe00707f
+#define MATCH_SRLI8 0x7a000077
+#define MASK_SRLI8  0xff80707f
+#define MATCH_SRLI8_U 0x7a800077
+#define MASK_SRLI8_U  0xff80707f
+#define MATCH_SRL16 0x52000077
+#define MASK_SRL16  0xfe00707f
+#define MATCH_SRL16_U 0x62000077
+#define MASK_SRL16_U  0xfe00707f
+#define MATCH_SRLI16 0x72000077
+#define MASK_SRLI16  0xff00707f
+#define MATCH_SRLI16_U 0x73000077
+#define MASK_SRLI16_U  0xff00707f
+#define MATCH_STAS16 0xf4002077
+#define MASK_STAS16  0xfe00707f
+#define MATCH_STSA16 0xf6002077
+#define MASK_STSA16  0xfe00707f
+#define MATCH_SUB8 0x4a000077
+#define MASK_SUB8  0xfe00707f
+#define MATCH_SUB16 0x42000077
+#define MASK_SUB16  0xfe00707f
+#define MATCH_SUB64 0xc2001077
+#define MASK_SUB64  0xfe00707f
+#define MATCH_SUNPKD810 0xac800077
+#define MASK_SUNPKD810  0xfff0707f
+#define MATCH_SUNPKD820 0xac900077
+#define MASK_SUNPKD820  0xfff0707f
+#define MATCH_SUNPKD830 0xaca00077
+#define MASK_SUNPKD830  0xfff0707f
+#define MATCH_SUNPKD831 0xacb00077
+#define MASK_SUNPKD831  0xfff0707f
+#define MATCH_SUNPKD832 0xad300077
+#define MASK_SUNPKD832  0xfff0707f
+#define MATCH_SWAP8 0xad800077
+#define MASK_SWAP8  0xfff0707f
+#define MATCH_UCLIP8 0x8d000077
+#define MASK_UCLIP8  0xff80707f
+#define MATCH_UCLIP16 0x85000077
+#define MASK_UCLIP16  0xff00707f
+#define MATCH_UCLIP32 0xf4000077
+#define MASK_UCLIP32  0xfe00707f
+#define MATCH_UCMPLE8 0x3e000077
+#define MASK_UCMPLE8  0xfe00707f
+#define MATCH_UCMPLE16 0x3c000077
+#define MASK_UCMPLE16  0xfe00707f
+#define MATCH_UCMPLT8 0x2e000077
+#define MASK_UCMPLT8  0xfe00707f
+#define MATCH_UCMPLT16 0x2c000077
+#define MASK_UCMPLT16  0xfe00707f
+#define MATCH_UKADD8 0x38000077
+#define MASK_UKADD8  0xfe00707f
+#define MATCH_UKADD16 0x30000077
+#define MASK_UKADD16  0xfe00707f
+#define MATCH_UKADD64 0xb0001077
+#define MASK_UKADD64  0xfe00707f
+#define MATCH_UKADDH 0x14001077
+#define MASK_UKADDH  0xfe00707f
+#define MATCH_UKADDW 0x10001077
+#define MASK_UKADDW  0xfe00707f
+#define MATCH_UKCRAS16 0x34000077
+#define MASK_UKCRAS16  0xfe00707f
+#define MATCH_UKCRSA16 0x36000077
+#define MASK_UKCRSA16  0xfe00707f
+#define MATCH_UKMAR64 0xb4001077
+#define MASK_UKMAR64  0xfe00707f
+#define MATCH_UKMSR64 0xb6001077
+#define MASK_UKMSR64  0xfe00707f
+#define MATCH_UKSTAS16 0xe4002077
+#define MASK_UKSTAS16  0xfe00707f
+#define MATCH_UKSTSA16 0xe6002077
+#define MASK_UKSTSA16  0xfe00707f
+#define MATCH_UKSUB8 0x3a000077
+#define MASK_UKSUB8  0xfe00707f
+#define MATCH_UKSUB16 0x32000077
+#define MASK_UKSUB16  0xfe00707f
+#define MATCH_UKSUB64 0xb2001077
+#define MASK_UKSUB64  0xfe00707f
+#define MATCH_UKSUBH 0x16001077
+#define MASK_UKSUBH  0xfe00707f
+#define MATCH_UKSUBW 0x12001077
+#define MASK_UKSUBW  0xfe00707f
+#define MATCH_UMAR64 0xa4001077
+#define MASK_UMAR64  0xfe00707f
+#define MATCH_UMAQA 0xcc000077
+#define MASK_UMAQA  0xfe00707f
+#define MATCH_UMAX8 0x9a000077
+#define MASK_UMAX8  0xfe00707f
+#define MATCH_UMAX16 0x92000077
+#define MASK_UMAX16  0xfe00707f
+#define MATCH_UMIN8 0x98000077
+#define MASK_UMIN8  0xfe00707f
+#define MATCH_UMIN16 0x90000077
+#define MASK_UMIN16  0xfe00707f
+#define MATCH_UMSR64 0xa6001077
+#define MASK_UMSR64  0xfe00707f
+#define MATCH_UMUL8 0xb8000077
+#define MASK_UMUL8  0xfe00707f
+#define MATCH_UMULX8 0xba000077
+#define MASK_UMULX8  0xfe00707f
+#define MATCH_UMUL16 0xb0000077
+#define MASK_UMUL16  0xfe00707f
+#define MATCH_UMULX16 0xb2000077
+#define MASK_UMULX16  0xfe00707f
+#define MATCH_URADD8 0x28000077
+#define MASK_URADD8  0xfe00707f
+#define MATCH_URADD16 0x20000077
+#define MASK_URADD16  0xfe00707f
+#define MATCH_URADD64 0xa0001077
+#define MASK_URADD64  0xfe00707f
+#define MATCH_URADDW 0x30001077
+#define MASK_URADDW  0xfe00707f
+#define MATCH_URCRAS16 0x24000077
+#define MASK_URCRAS16  0xfe00707f
+#define MATCH_URCRSA16 0x26000077
+#define MASK_URCRSA16  0xfe00707f
+#define MATCH_URSTAS16 0xd4002077
+#define MASK_URSTAS16  0xfe00707f
+#define MATCH_URSTSA16 0xd6002077
+#define MASK_URSTSA16  0xfe00707f
+#define MATCH_URSUB8 0x2a000077
+#define MASK_URSUB8  0xfe00707f
+#define MATCH_URSUB16 0x22000077
+#define MASK_URSUB16  0xfe00707f
+#define MATCH_URSUB64 0xa2001077
+#define MASK_URSUB64  0xfe00707f
+#define MATCH_URSUBW 0x32001077
+#define MASK_URSUBW  0xfe00707f
+#define MATCH_WEXTI 0xde000077
+#define MASK_WEXTI  0xfe00707f
+#define MATCH_WEXT 0xce000077
+#define MASK_WEXT  0xfe00707f
+#define MATCH_ZUNPKD810 0xacc00077
+#define MASK_ZUNPKD810  0xfff0707f
+#define MATCH_ZUNPKD820 0xacd00077
+#define MASK_ZUNPKD820  0xfff0707f
+#define MATCH_ZUNPKD830 0xace00077
+#define MASK_ZUNPKD830  0xfff0707f
+#define MATCH_ZUNPKD831 0xacf00077
+#define MASK_ZUNPKD831  0xfff0707f
+#define MATCH_ZUNPKD832 0xad700077
+#define MASK_ZUNPKD832  0xfff0707f
+#define MATCH_ADD32 0x40002077
+#define MASK_ADD32  0xfe00707f
+#define MATCH_CRAS32 0x44002077
+#define MASK_CRAS32  0xfe00707f
+#define MATCH_CRSA32 0x46002077
+#define MASK_CRSA32  0xfe00707f
+#define MATCH_KABS32 0xad200077
+#define MASK_KABS32  0xfff0707f
+#define MATCH_KADD32 0x10002077
+#define MASK_KADD32  0xfe00707f
+#define MATCH_KCRAS32 0x14002077
+#define MASK_KCRAS32  0xfe00707f
+#define MATCH_KCRSA32 0x16002077
+#define MASK_KCRSA32  0xfe00707f
+#define MATCH_KDMBB16 0xda001077
+#define MASK_KDMBB16  0xfe00707f
+#define MATCH_KDMBT16 0xea001077
+#define MASK_KDMBT16  0xfe00707f
+#define MATCH_KDMTT16 0xfa001077
+#define MASK_KDMTT16  0xfe00707f
+#define MATCH_KDMABB16 0xd8001077
+#define MASK_KDMABB16  0xfe00707f
+#define MATCH_KDMABT16 0xe8001077
+#define MASK_KDMABT16  0xfe00707f
+#define MATCH_KDMATT16 0xf8001077
+#define MASK_KDMATT16  0xfe00707f
+#define MATCH_KHMBB16 0xdc001077
+#define MASK_KHMBB16  0xfe00707f
+#define MATCH_KHMBT16 0xec001077
+#define MASK_KHMBT16  0xfe00707f
+#define MATCH_KHMTT16 0xfc001077
+#define MASK_KHMTT16  0xfe00707f
+#define MATCH_KMABB32 0x5a002077
+#define MASK_KMABB32  0xfe00707f
+#define MATCH_KMABT32 0x6a002077
+#define MASK_KMABT32  0xfe00707f
+#define MATCH_KMATT32 0x7a002077
+#define MASK_KMATT32  0xfe00707f
+#define MATCH_KMAXDA32 0x4a002077
+#define MASK_KMAXDA32  0xfe00707f
+#define MATCH_KMDA32 0x38002077
+#define MASK_KMDA32  0xfe00707f
+#define MATCH_KMXDA32 0x3a002077
+#define MASK_KMXDA32  0xfe00707f
+#define MATCH_KMADS32 0x5c002077
+#define MASK_KMADS32  0xfe00707f
+#define MATCH_KMADRS32 0x6c002077
+#define MASK_KMADRS32  0xfe00707f
+#define MATCH_KMAXDS32 0x7c002077
+#define MASK_KMAXDS32  0xfe00707f
+#define MATCH_KMSDA32 0x4c002077
+#define MASK_KMSDA32  0xfe00707f
+#define MATCH_KMSXDA32 0x4e002077
+#define MASK_KMSXDA32  0xfe00707f
+#define MATCH_KSLL32 0x64002077
+#define MASK_KSLL32  0xfe00707f
+#define MATCH_KSLLI32 0x84002077
+#define MASK_KSLLI32  0xfe00707f
+#define MATCH_KSLRA32 0x56002077
+#define MASK_KSLRA32  0xfe00707f
+#define MATCH_KSLRA32_U 0x66002077
+#define MASK_KSLRA32_U  0xfe00707f
+#define MATCH_KSTAS32 0xc0002077
+#define MASK_KSTAS32  0xfe00707f
+#define MATCH_KSTSA32 0xc2002077
+#define MASK_KSTSA32  0xfe00707f
+#define MATCH_KSUB32 0x12002077
+#define MASK_KSUB32  0xfe00707f
+#define MATCH_PKBB32 0xe002077
+#define MASK_PKBB32  0xfe00707f
+#define MATCH_PKBT32 0x1e002077
+#define MASK_PKBT32  0xfe00707f
+#define MATCH_PKTT32 0x2e002077
+#define MASK_PKTT32  0xfe00707f
+#define MATCH_PKTB32 0x3e002077
+#define MASK_PKTB32  0xfe00707f
+#define MATCH_RADD32 0x2077
+#define MASK_RADD32  0xfe00707f
+#define MATCH_RCRAS32 0x4002077
+#define MASK_RCRAS32  0xfe00707f
+#define MATCH_RCRSA32 0x6002077
+#define MASK_RCRSA32  0xfe00707f
+#define MATCH_RSTAS32 0xb0002077
+#define MASK_RSTAS32  0xfe00707f
+#define MATCH_RSTSA32 0xb2002077
+#define MASK_RSTSA32  0xfe00707f
+#define MATCH_RSUB32 0x2002077
+#define MASK_RSUB32  0xfe00707f
+#define MATCH_SLL32 0x54002077
+#define MASK_SLL32  0xfe00707f
+#define MATCH_SLLI32 0x74002077
+#define MASK_SLLI32  0xfe00707f
+#define MATCH_SMAX32 0x92002077
+#define MASK_SMAX32  0xfe00707f
+#define MATCH_SMBT32 0x18002077
+#define MASK_SMBT32  0xfe00707f
+#define MATCH_SMTT32 0x28002077
+#define MASK_SMTT32  0xfe00707f
+#define MATCH_SMDS32 0x58002077
+#define MASK_SMDS32  0xfe00707f
+#define MATCH_SMDRS32 0x68002077
+#define MASK_SMDRS32  0xfe00707f
+#define MATCH_SMXDS32 0x78002077
+#define MASK_SMXDS32  0xfe00707f
+#define MATCH_SMIN32 0x90002077
+#define MASK_SMIN32  0xfe00707f
+#define MATCH_SRA32 0x50002077
+#define MASK_SRA32  0xfe00707f
+#define MATCH_SRA32_U 0x60002077
+#define MASK_SRA32_U  0xfe00707f
+#define MATCH_SRAI32 0x70002077
+#define MASK_SRAI32  0xfe00707f
+#define MATCH_SRAI32_U 0x80002077
+#define MASK_SRAI32_U  0xfe00707f
+#define MATCH_SRAIW_U 0x34001077
+#define MASK_SRAIW_U  0xfe00707f
+#define MATCH_SRL32 0x52002077
+#define MASK_SRL32  0xfe00707f
+#define MATCH_SRL32_U 0x62002077
+#define MASK_SRL32_U  0xfe00707f
+#define MATCH_SRLI32 0x72002077
+#define MASK_SRLI32  0xfe00707f
+#define MATCH_SRLI32_U 0x82002077
+#define MASK_SRLI32_U  0xfe00707f
+#define MATCH_STAS32 0xf0002077
+#define MASK_STAS32  0xfe00707f
+#define MATCH_STSA32 0xf2002077
+#define MASK_STSA32  0xfe00707f
+#define MATCH_SUB32 0x42002077
+#define MASK_SUB32  0xfe00707f
+#define MATCH_UKADD32 0x30002077
+#define MASK_UKADD32  0xfe00707f
+#define MATCH_UKCRAS32 0x34002077
+#define MASK_UKCRAS32  0xfe00707f
+#define MATCH_UKCRSA32 0x36002077
+#define MASK_UKCRSA32  0xfe00707f
+#define MATCH_UKSTAS32 0xe0002077
+#define MASK_UKSTAS32  0xfe00707f
+#define MATCH_UKSTSA32 0xe2002077
+#define MASK_UKSTSA32  0xfe00707f
+#define MATCH_UKSUB32 0x32002077
+#define MASK_UKSUB32  0xfe00707f
+#define MATCH_UMAX32 0xa2002077
+#define MASK_UMAX32  0xfe00707f
+#define MATCH_UMIN32 0xa0002077
+#define MASK_UMIN32  0xfe00707f
+#define MATCH_URADD32 0x20002077
+#define MASK_URADD32  0xfe00707f
+#define MATCH_URCRAS32 0x24002077
+#define MASK_URCRAS32  0xfe00707f
+#define MATCH_URCRSA32 0x26002077
+#define MASK_URCRSA32  0xfe00707f
+#define MATCH_URSTAS32 0xd0002077
+#define MASK_URSTAS32  0xfe00707f
+#define MATCH_URSTSA32 0xd2002077
+#define MASK_URSTSA32  0xfe00707f
+#define MATCH_URSUB32 0x22002077
+#define MASK_URSUB32  0xfe00707f
 #define MATCH_VMVNFR_V 0x9e003057
 #define MASK_VMVNFR_V  0xfe00707f
 #define MATCH_VL1R_V 0x2800007
@@ -1769,21 +2783,24 @@
 #define MASK_VL4R_V  0xfff0707f
 #define MATCH_VL8R_V 0x1e807007
 #define MASK_VL8R_V  0xfff0707f
+#define MATCH_VLE1_V 0x2b00007
+#define MASK_VLE1_V  0xfff0707f
+#define MATCH_VSE1_V 0x2b00027
+#define MASK_VSE1_V  0xfff0707f
+#define MATCH_VFREDSUM_VS 0x4001057
+#define MASK_VFREDSUM_VS  0xfc00707f
+#define MATCH_VFWREDSUM_VS 0xc4001057
+#define MASK_VFWREDSUM_VS  0xfc00707f
+#define MATCH_VPOPC_M 0x40082057
+#define MASK_VPOPC_M  0xfc0ff07f
 #define CSR_FFLAGS 0x1
 #define CSR_FRM 0x2
 #define CSR_FCSR 0x3
-#define CSR_USTATUS 0x0
-#define CSR_UIE 0x4
-#define CSR_UTVEC 0x5
 #define CSR_VSTART 0x8
 #define CSR_VXSAT 0x9
 #define CSR_VXRM 0xa
 #define CSR_VCSR 0xf
-#define CSR_USCRATCH 0x40
-#define CSR_UEPC 0x41
-#define CSR_UCAUSE 0x42
-#define CSR_UTVAL 0x43
-#define CSR_UIP 0x44
+#define CSR_SEED 0x15
 #define CSR_CYCLE 0xc00
 #define CSR_TIME 0xc01
 #define CSR_INSTRET 0xc02
@@ -1831,6 +2848,7 @@
 #define CSR_STVAL 0x143
 #define CSR_SIP 0x144
 #define CSR_SATP 0x180
+#define CSR_SCONTEXT 0x5a8
 #define CSR_VSSTATUS 0x200
 #define CSR_VSIE 0x204
 #define CSR_VSTVEC 0x205
@@ -1852,6 +2870,7 @@
 #define CSR_HVIP 0x645
 #define CSR_HTINST 0x64a
 #define CSR_HGATP 0x680
+#define CSR_HCONTEXT 0x6a8
 #define CSR_HGEIP 0xe12
 #define CSR_UTVT 0x7
 #define CSR_UNXTI 0x45
@@ -1907,6 +2926,10 @@
 #define CSR_TDATA1 0x7a1
 #define CSR_TDATA2 0x7a2
 #define CSR_TDATA3 0x7a3
+#define CSR_TINFO 0x7a4
+#define CSR_TCONTROL 0x7a5
+#define CSR_MCONTEXT 0x7a8
+#define CSR_MSCONTEXT 0x7aa
 #define CSR_DCSR 0x7b0
 #define CSR_DPC 0x7b1
 #define CSR_DSCRATCH0 0x7b2
@@ -2095,12 +3118,9 @@ DECLARE_INSN(jal, MATCH_JAL, MASK_JAL)
 DECLARE_INSN(lui, MATCH_LUI, MASK_LUI)
 DECLARE_INSN(auipc, MATCH_AUIPC, MASK_AUIPC)
 DECLARE_INSN(addi, MATCH_ADDI, MASK_ADDI)
-DECLARE_INSN(slli, MATCH_SLLI, MASK_SLLI)
 DECLARE_INSN(slti, MATCH_SLTI, MASK_SLTI)
 DECLARE_INSN(sltiu, MATCH_SLTIU, MASK_SLTIU)
 DECLARE_INSN(xori, MATCH_XORI, MASK_XORI)
-DECLARE_INSN(srli, MATCH_SRLI, MASK_SRLI)
-DECLARE_INSN(srai, MATCH_SRAI, MASK_SRAI)
 DECLARE_INSN(ori, MATCH_ORI, MASK_ORI)
 DECLARE_INSN(andi, MATCH_ANDI, MASK_ANDI)
 DECLARE_INSN(add, MATCH_ADD, MASK_ADD)
@@ -2135,6 +3155,9 @@ DECLARE_INSN(sraw, MATCH_SRAW, MASK_SRAW)
 DECLARE_INSN(ld, MATCH_LD, MASK_LD)
 DECLARE_INSN(lwu, MATCH_LWU, MASK_LWU)
 DECLARE_INSN(sd, MATCH_SD, MASK_SD)
+DECLARE_INSN(slli, MATCH_SLLI, MASK_SLLI)
+DECLARE_INSN(srli, MATCH_SRLI, MASK_SRLI)
+DECLARE_INSN(srai, MATCH_SRAI, MASK_SRAI)
 DECLARE_INSN(mul, MATCH_MUL, MASK_MUL)
 DECLARE_INSN(mulh, MATCH_MULH, MASK_MULH)
 DECLARE_INSN(mulhsu, MATCH_MULHSU, MASK_MULHSU)
@@ -2279,9 +3302,111 @@ DECLARE_INSN(fcvt_l_q, MATCH_FCVT_L_Q, MASK_FCVT_L_Q)
 DECLARE_INSN(fcvt_lu_q, MATCH_FCVT_LU_Q, MASK_FCVT_LU_Q)
 DECLARE_INSN(fcvt_q_l, MATCH_FCVT_Q_L, MASK_FCVT_Q_L)
 DECLARE_INSN(fcvt_q_lu, MATCH_FCVT_Q_LU, MASK_FCVT_Q_LU)
+DECLARE_INSN(andn, MATCH_ANDN, MASK_ANDN)
+DECLARE_INSN(orn, MATCH_ORN, MASK_ORN)
+DECLARE_INSN(xnor, MATCH_XNOR, MASK_XNOR)
+DECLARE_INSN(slo, MATCH_SLO, MASK_SLO)
+DECLARE_INSN(sro, MATCH_SRO, MASK_SRO)
+DECLARE_INSN(rol, MATCH_ROL, MASK_ROL)
+DECLARE_INSN(ror, MATCH_ROR, MASK_ROR)
+DECLARE_INSN(bclr, MATCH_BCLR, MASK_BCLR)
+DECLARE_INSN(bset, MATCH_BSET, MASK_BSET)
+DECLARE_INSN(binv, MATCH_BINV, MASK_BINV)
+DECLARE_INSN(bext, MATCH_BEXT, MASK_BEXT)
+DECLARE_INSN(gorc, MATCH_GORC, MASK_GORC)
+DECLARE_INSN(grev, MATCH_GREV, MASK_GREV)
+DECLARE_INSN(sloi, MATCH_SLOI, MASK_SLOI)
+DECLARE_INSN(sroi, MATCH_SROI, MASK_SROI)
+DECLARE_INSN(rori, MATCH_RORI, MASK_RORI)
+DECLARE_INSN(bclri, MATCH_BCLRI, MASK_BCLRI)
+DECLARE_INSN(bseti, MATCH_BSETI, MASK_BSETI)
+DECLARE_INSN(binvi, MATCH_BINVI, MASK_BINVI)
+DECLARE_INSN(bexti, MATCH_BEXTI, MASK_BEXTI)
+DECLARE_INSN(gorci, MATCH_GORCI, MASK_GORCI)
+DECLARE_INSN(grevi, MATCH_GREVI, MASK_GREVI)
+DECLARE_INSN(cmix, MATCH_CMIX, MASK_CMIX)
+DECLARE_INSN(cmov, MATCH_CMOV, MASK_CMOV)
+DECLARE_INSN(fsl, MATCH_FSL, MASK_FSL)
+DECLARE_INSN(fsr, MATCH_FSR, MASK_FSR)
+DECLARE_INSN(fsri, MATCH_FSRI, MASK_FSRI)
+DECLARE_INSN(clz, MATCH_CLZ, MASK_CLZ)
+DECLARE_INSN(ctz, MATCH_CTZ, MASK_CTZ)
+DECLARE_INSN(cpop, MATCH_CPOP, MASK_CPOP)
+DECLARE_INSN(sext_b, MATCH_SEXT_B, MASK_SEXT_B)
+DECLARE_INSN(sext_h, MATCH_SEXT_H, MASK_SEXT_H)
+DECLARE_INSN(crc32_b, MATCH_CRC32_B, MASK_CRC32_B)
+DECLARE_INSN(crc32_h, MATCH_CRC32_H, MASK_CRC32_H)
+DECLARE_INSN(crc32_w, MATCH_CRC32_W, MASK_CRC32_W)
+DECLARE_INSN(crc32c_b, MATCH_CRC32C_B, MASK_CRC32C_B)
+DECLARE_INSN(crc32c_h, MATCH_CRC32C_H, MASK_CRC32C_H)
+DECLARE_INSN(crc32c_w, MATCH_CRC32C_W, MASK_CRC32C_W)
+DECLARE_INSN(sh1add, MATCH_SH1ADD, MASK_SH1ADD)
+DECLARE_INSN(sh2add, MATCH_SH2ADD, MASK_SH2ADD)
+DECLARE_INSN(sh3add, MATCH_SH3ADD, MASK_SH3ADD)
+DECLARE_INSN(clmul, MATCH_CLMUL, MASK_CLMUL)
+DECLARE_INSN(clmulr, MATCH_CLMULR, MASK_CLMULR)
+DECLARE_INSN(clmulh, MATCH_CLMULH, MASK_CLMULH)
+DECLARE_INSN(min, MATCH_MIN, MASK_MIN)
+DECLARE_INSN(minu, MATCH_MINU, MASK_MINU)
+DECLARE_INSN(max, MATCH_MAX, MASK_MAX)
+DECLARE_INSN(maxu, MATCH_MAXU, MASK_MAXU)
+DECLARE_INSN(shfl, MATCH_SHFL, MASK_SHFL)
+DECLARE_INSN(unshfl, MATCH_UNSHFL, MASK_UNSHFL)
+DECLARE_INSN(bcompress, MATCH_BCOMPRESS, MASK_BCOMPRESS)
+DECLARE_INSN(bdecompress, MATCH_BDECOMPRESS, MASK_BDECOMPRESS)
+DECLARE_INSN(pack, MATCH_PACK, MASK_PACK)
+DECLARE_INSN(packu, MATCH_PACKU, MASK_PACKU)
+DECLARE_INSN(packh, MATCH_PACKH, MASK_PACKH)
+DECLARE_INSN(bfp, MATCH_BFP, MASK_BFP)
+DECLARE_INSN(shfli, MATCH_SHFLI, MASK_SHFLI)
+DECLARE_INSN(unshfli, MATCH_UNSHFLI, MASK_UNSHFLI)
+DECLARE_INSN(xperm4, MATCH_XPERM4, MASK_XPERM4)
+DECLARE_INSN(xperm8, MATCH_XPERM8, MASK_XPERM8)
+DECLARE_INSN(xperm16, MATCH_XPERM16, MASK_XPERM16)
+DECLARE_INSN(bmatflip, MATCH_BMATFLIP, MASK_BMATFLIP)
+DECLARE_INSN(crc32_d, MATCH_CRC32_D, MASK_CRC32_D)
+DECLARE_INSN(crc32c_d, MATCH_CRC32C_D, MASK_CRC32C_D)
+DECLARE_INSN(bmator, MATCH_BMATOR, MASK_BMATOR)
+DECLARE_INSN(bmatxor, MATCH_BMATXOR, MASK_BMATXOR)
+DECLARE_INSN(slli_uw, MATCH_SLLI_UW, MASK_SLLI_UW)
+DECLARE_INSN(add_uw, MATCH_ADD_UW, MASK_ADD_UW)
+DECLARE_INSN(slow, MATCH_SLOW, MASK_SLOW)
+DECLARE_INSN(srow, MATCH_SROW, MASK_SROW)
+DECLARE_INSN(rolw, MATCH_ROLW, MASK_ROLW)
+DECLARE_INSN(rorw, MATCH_RORW, MASK_RORW)
+DECLARE_INSN(sbclrw, MATCH_SBCLRW, MASK_SBCLRW)
+DECLARE_INSN(sbsetw, MATCH_SBSETW, MASK_SBSETW)
+DECLARE_INSN(sbinvw, MATCH_SBINVW, MASK_SBINVW)
+DECLARE_INSN(sbextw, MATCH_SBEXTW, MASK_SBEXTW)
+DECLARE_INSN(gorcw, MATCH_GORCW, MASK_GORCW)
+DECLARE_INSN(grevw, MATCH_GREVW, MASK_GREVW)
+DECLARE_INSN(sloiw, MATCH_SLOIW, MASK_SLOIW)
+DECLARE_INSN(sroiw, MATCH_SROIW, MASK_SROIW)
+DECLARE_INSN(roriw, MATCH_RORIW, MASK_RORIW)
+DECLARE_INSN(sbclriw, MATCH_SBCLRIW, MASK_SBCLRIW)
+DECLARE_INSN(sbsetiw, MATCH_SBSETIW, MASK_SBSETIW)
+DECLARE_INSN(sbinviw, MATCH_SBINVIW, MASK_SBINVIW)
+DECLARE_INSN(gorciw, MATCH_GORCIW, MASK_GORCIW)
+DECLARE_INSN(greviw, MATCH_GREVIW, MASK_GREVIW)
+DECLARE_INSN(fslw, MATCH_FSLW, MASK_FSLW)
+DECLARE_INSN(fsrw, MATCH_FSRW, MASK_FSRW)
+DECLARE_INSN(fsriw, MATCH_FSRIW, MASK_FSRIW)
+DECLARE_INSN(clzw, MATCH_CLZW, MASK_CLZW)
+DECLARE_INSN(ctzw, MATCH_CTZW, MASK_CTZW)
+DECLARE_INSN(cpopw, MATCH_CPOPW, MASK_CPOPW)
+DECLARE_INSN(sh1add_uw, MATCH_SH1ADD_UW, MASK_SH1ADD_UW)
+DECLARE_INSN(sh2add_uw, MATCH_SH2ADD_UW, MASK_SH2ADD_UW)
+DECLARE_INSN(sh3add_uw, MATCH_SH3ADD_UW, MASK_SH3ADD_UW)
+DECLARE_INSN(shflw, MATCH_SHFLW, MASK_SHFLW)
+DECLARE_INSN(unshflw, MATCH_UNSHFLW, MASK_UNSHFLW)
+DECLARE_INSN(bcompressw, MATCH_BCOMPRESSW, MASK_BCOMPRESSW)
+DECLARE_INSN(bdecompressw, MATCH_BDECOMPRESSW, MASK_BDECOMPRESSW)
+DECLARE_INSN(packw, MATCH_PACKW, MASK_PACKW)
+DECLARE_INSN(packuw, MATCH_PACKUW, MASK_PACKUW)
+DECLARE_INSN(bfpw, MATCH_BFPW, MASK_BFPW)
+DECLARE_INSN(xperm32, MATCH_XPERM32, MASK_XPERM32)
 DECLARE_INSN(ecall, MATCH_ECALL, MASK_ECALL)
 DECLARE_INSN(ebreak, MATCH_EBREAK, MASK_EBREAK)
-DECLARE_INSN(uret, MATCH_URET, MASK_URET)
 DECLARE_INSN(sret, MATCH_SRET, MASK_SRET)
 DECLARE_INSN(mret, MATCH_MRET, MASK_MRET)
 DECLARE_INSN(dret, MATCH_DRET, MASK_DRET)
@@ -2293,6 +3418,76 @@ DECLARE_INSN(csrrc, MATCH_CSRRC, MASK_CSRRC)
 DECLARE_INSN(csrrwi, MATCH_CSRRWI, MASK_CSRRWI)
 DECLARE_INSN(csrrsi, MATCH_CSRRSI, MASK_CSRRSI)
 DECLARE_INSN(csrrci, MATCH_CSRRCI, MASK_CSRRCI)
+DECLARE_INSN(sinval_vma, MATCH_SINVAL_VMA, MASK_SINVAL_VMA)
+DECLARE_INSN(sfence_w_inval, MATCH_SFENCE_W_INVAL, MASK_SFENCE_W_INVAL)
+DECLARE_INSN(sfence_inval_ir, MATCH_SFENCE_INVAL_IR, MASK_SFENCE_INVAL_IR)
+DECLARE_INSN(hinval_vvma, MATCH_HINVAL_VVMA, MASK_HINVAL_VVMA)
+DECLARE_INSN(hinval_gvma, MATCH_HINVAL_GVMA, MASK_HINVAL_GVMA)
+DECLARE_INSN(fadd_h, MATCH_FADD_H, MASK_FADD_H)
+DECLARE_INSN(fsub_h, MATCH_FSUB_H, MASK_FSUB_H)
+DECLARE_INSN(fmul_h, MATCH_FMUL_H, MASK_FMUL_H)
+DECLARE_INSN(fdiv_h, MATCH_FDIV_H, MASK_FDIV_H)
+DECLARE_INSN(fsgnj_h, MATCH_FSGNJ_H, MASK_FSGNJ_H)
+DECLARE_INSN(fsgnjn_h...
 
[truncated message content]