Hello,
I started using myHDL just a few days ago, and so far things are going
*really* well.
One issue I've just run into is that the following line of Python code:
elif s_rom_dout[1+7:3] == intbv("11101"):
gets converted to the following (incorrect) VHDL code:
elsif (signed(resize(s_rom_dout((1 + 7)-1 downto 3), 6)) =
string'("11101")) then
Am I doing something wrong, or is that a bug in the converter?
Thanks,
Guy.
--
Guy Eschemann
noasic e.K.
Sundheimer Feld 6
77694 Kehl, Germany
Tel.: +49 (0) 7851 63 66 305
Mobile: +49 (0) 173 72 51 886
gu...@no...
Follow me on Twitter: @geschema
Skype: guy.eschemann
http://noasic.com
http://fpga-news.de
USt-IdNr.: DE266749532
HRA 703582, Amtsgericht Freiburg i. Br.
|