Thread: [myhdl-list] bit-wise or

SourceForge Headquarters 225 Broadway Suite 1600 San Diego, CA 92101 +1 (858) 422-6466

Is there an easy way to do what this verilog code does with myhdl?
wire abc[11:0];
wire a_bit_set = |abc;

----------

thanks
-patricio

On Wed, Jul 22, 2009 at 3:42 PM, Patricio Kaplan
<pat...@gm...>wrote:

> Is there an easy way to do what this verilog code does with myhdl?
> wire abc[11:0];
> wire a_bit_set = |abc;
>
> ----------
>
>
BOMK there isn't a similar 1 liner to do a reduction "or" (reduction
anything) in MyHDL.  Since MyHDL uses Python operators there isn't
an equivalent operator to override for such functionality.

But you can use for loops to achieve the same functionality.  And you should
be able to write a function that is synthesizable that can be used
on variable bit-vectors.

Is there a similar "one liner" in VHDL?  How would this be done in VHDL?  I
have always used loops in VHDL.

Chris

On Wed, Jul 22, 2009 at 4:40 PM, Christopher Felton
<chr...@gm...>wrote:

>
>
> On Wed, Jul 22, 2009 at 3:42 PM, Patricio Kaplan <
> pat...@gm...> wrote:
>
>> Is there an easy way to do what this verilog code does with myhdl?
>> wire abc[11:0];
>> wire a_bit_set = |abc;
>>
>> ----------
>>
>>
> BOMK there isn't a similar 1 liner to do a reduction "or" (reduction
> anything) in MyHDL.  Since MyHDL uses Python operators there isn't
> an equivalent operator to override for such functionality.
>
> But you can use for loops to achieve the same functionality.  And you
> should be able to write a function that is synthesizable that can be used
> on variable bit-vectors.
>
> Is there a similar "one liner" in VHDL?  How would this be done in VHDL?  I
> have always used loops in VHDL.
>

Answering my own question (after a quick google search) there isn't a
reduction operator in VHDL either.  In VHDL a function can be created to
achieve the functionality.  If it isn't obvious how to do this google "vhdl
reduction or" and there will be some examples.

Chris