[myhdl-list] how to make list of unequal-sized signals
Brought to you by:
jandecaluwe
From: David B. <da...@be...> - 2016-02-25 10:53:11
|
Hi all, the problem is following: this is convertible, as all the signals in the array have the same length: multout = [Signal(intbv(0, min=de.min*min(coeffs), max=de.max*max(coeffs))) for coeff in coeffs] this does not seem to be convertible, as the signals in the array have different lengths multout = [Signal(intbv(0, min=de.min*coeff, max=de.max*coeffs)) for coeff in coeffs] how to make the second construct behave as a simple list of different signals rather than an array? The first construct is converted into VHDL as an array: type t_array_multout is array(0 to 4-1) of unsigned(21 downto 0); signal multout: t_array_multout; evidently this cannot be with the second as in order to make the second one running it has to be exploded to individual items. any way how to achieve this? any hint very appreciated. thanks .d. |