[myhdl-list] A module that connects signals if names match

[Ben R. <be...@re...>]

Hi all,

I'm experimenting with MyHDL and am trying to write a module that connects
inputs and outputs based on the signals names.  I doing this to get a feel
for what MyHDL can and cannot do.

The code is at https://gist.github.com/benreynwar/5963c2658883322be7c4
including the generated verilog.

The module "Reduces" takes a generic input interface, and a generic output
interface.  All signals which have the same name in both the input and
output interface are connected.
Any other signals are ignored.

It simulates without complaining but does not give the output I would
expect.  The outputs remain unchanged.

It generates verilog without error, but the generated verilog does not
match what I would expect.

I expect I'm going about this wrong, since I have little experience with
MyHDL.  Any pointers would be appreciated.

Cheers,
Ben