Re: [myhdl-list] Mixing MyHDL-generated source with other code
Brought to you by:
jandecaluwe
From: Christopher F. <chr...@gm...> - 2015-05-07 03:30:16
|
On 5/6/15 8:21 PM, Jeremy Herbert wrote: > I'd like to add my vote for something like gizflo, but I'm looking for a > tool that can go all the way from MyHDL/verilog to bitstream and > programming the device. Is that planned? I'd be happy to try to > contribute when I have time. The gizflo currently goes all the way to bitstream and adding programming should be straightforward. In my opinion, programming is board specific, this would be tied to the board definitions but using common components in the package to abstract: Xilinx programmer Quartus, quartus_pgm various USB programming methods > > It would be great to do this across Xilinx, Altera and perhaps Lattice > in an abstracted way so that it doesn't matter what vendor you are > targeting (to some extent). The gizflo package already supports ISE, the start of Vivado, and Quartus. It shouldn't be too difficult to add Lattice Diamond, actually I think someone already started this when the flow was part of myhdl_tools. Regards, Chris |