Re: [myhdl-list] TypeError: concat: inappropriate argument type: <type 'long'>

[Jan D. <ja...@ja...>]

On 04/09/2015 04:40 AM, Christopher Felton wrote:
> On 4/8/15 8:58 PM, Tony Stark wrote:
>>   >>The only job tasked to MyHDL is to generate the VHDL version
>>   >> of the testbench described using the MYHDL language.
>>   >
>>   >That is complete nonsense. Change your goal and use MyHDL for simulation
>>   >in the first place, otherwise stop wasting everbody's time.
>>
>> I read the page you linked to. It is the second time I've read it. I
>> also read a few other topics in search of an answer. I agree with the
>> concept of a simulation-first design cycle.
>>
>
> The message being conveyed is that we hear you
> and understand you.  Others have suggests possible
> routes to do what you want and Jan strongly suggested
> not to go down that path (i.e convertible testbench).

For the record, I have nothing against a convertible
testbench. But a convertible testbench is also first
debuggged through simulation in a Python environment.
This methodology is fully compatible with "Simulate first".


-- 
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
     Python as a HDL: http://www.myhdl.org
     VHDL development, the modern way: http://www.sigasi.com
     World-class digital design: http://www.easics.com